

Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1057
Number of Logic Elements/Cells	10570
Total RAM Bits	920448
Number of I/O	335
Number of Gates	-
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-BBGA, FCBGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1s10f484c6n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Copyright © 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published in

formation and before placing orders for products or services.

I.S. EN ISO 9001

ii Altera Corporation

Chapter	Date/Version	Changes Made
2	July 2003, v2.0	<ul> <li>Added reference on page 2-73 to Figures 2-50 and 2-51 for RCLK connections.</li> <li>Updated ranges for EPLL post-scale and pre-scale dividers on page 2-85.</li> <li>Updated PLL Reconfiguration frequency from 25 to 22 MHz on page 2-87.</li> <li>New requirement to assert are set signal each PLL when it has to reacquire lock on either a new clock after loss of lock (page 2-96).</li> <li>Updated max input frequency for CLK [1,3,8,10] from 462 to 500, Table 2-24.</li> <li>Renamed impedance matching to series termination throughout.</li> <li>Updated naming convention for DQS pins on page 2-112 to match pin tables.</li> <li>Added DDR SDRAM Performance Specification on page 2-117.</li> <li>Added external reference resistor values for terminator technology (page 2-136).</li> <li>Added Terminator Technology Specification on pages 2-137 and 2-138.</li> <li>Updated Tables 2-45 to 2-49 to reflect PLL cross-bank support for high speed differential channels at full speed.</li> <li>Wire bond package performance specification for "high" speed channels was increased to 624 Mbps from 462 Mbps throughout chapter.</li> </ul>
3	July 2005, v1.3	<ul> <li>Updated "Operating Modes" section.</li> <li>Updated "Temperature Sensing Diode" section.</li> <li>Updated "IEEE Std. 1149.1 (JTAG) Boundary-Scan Support" section.</li> <li>Updated "Configuration" section.</li> </ul>
	January 2005, v1.2	Updated limits for JTAG chain of devices.
	September 2004, v1.1	<ul> <li>Added new section, "Stratix Automated Single Event Upset (SEU)         Detection" on page 3–12.</li> <li>Updated description of "Custom-Built Circuitry" on page 3–13.</li> </ul>
	April 2003, v1.0	No new changes in Stratix Device Handbook v2.0.
4	January 2006, v3.4	Added Table 4–135.
	July 2005, v3.3	<ul> <li>Updated Tables 4–6 and 4–30.</li> <li>Updated Tables 4–103 through 4–108.</li> <li>Updated Tables 4–114 through 4–124.</li> <li>Updated Table 4–129.</li> <li>Added Table 4–130.</li> </ul>

Altera Corporation Section I–3

### 2. Stratix Architecture

\$51002-3.2

# Functional Description

Stratix® devices contain a two-dimensional row- and column-based architecture to implement custom logic. A series of column and row interconnects of varying length and speed provide signal interconnects between logic array blocks (LABs), memory block structures, and DSP blocks.

The logic array consists of LABs, with 10 logic elements (LEs) in each LAB. An LE is a small unit of logic providing efficient implementation of user logic functions. LABs are grouped into rows and columns across the device.

M512 RAM blocks are simple dual-port memory blocks with 512 bits plus parity (576 bits). These blocks provide dedicated simple dual-port or single-port memory up to 18-bits wide at up to 318 MHz. M512 blocks are grouped into columns across the device in between certain LABs.

M4K RAM blocks are true dual-port memory blocks with 4K bits plus parity (4,608 bits). These blocks provide dedicated true dual-port, simple dual-port, or single-port memory up to 36-bits wide at up to 291 MHz. These blocks are grouped into columns across the device in between certain LABs.

M-RAM blocks are true dual-port memory blocks with 512K bits plus parity (589,824 bits). These blocks provide dedicated true dual-port, simple dual-port, or single-port memory up to 144-bits wide at up to 269 MHz. Several M-RAM blocks are located individually or in pairs within the device's logic array.

Digital signal processing (DSP) blocks can implement up to either eight full-precision  $9\times 9$ -bit multipliers, four full-precision  $18\times 18$ -bit multipliers, or one full-precision  $36\times 36$ -bit multiplier with add or subtract features. These blocks also contain 18-bit input shift registers for digital signal processing applications, including FIR and infinite impulse response (IIR) filters. DSP blocks are grouped into two columns in each device.

Each Stratix device I/O pin is fed by an I/O element (IOE) located at the end of LAB rows and columns around the periphery of the device. I/O pins support numerous single-ended and differential I/O standards. Each IOE contains a bidirectional I/O buffer and six registers for registering input, output, and output-enable signals. When used with




Figure 2-16. M512 RAM Block LAB Row Interface

#### M4K RAM Blocks

The M4K RAM block includes support for true dual-port RAM. The M4K RAM block is used to implement buffers for a wide variety of applications such as storing processor code, implementing lookup schemes, and implementing larger memory applications. Each block contains 4,608 RAM bits (including parity bits). M4K RAM blocks can be configured in the following modes:


- True dual-port RAM
- Simple dual-port RAM
- Single-port RAM
- FIFO
- ROM
- Shift register

When configured as RAM or ROM, you can use an initialization file to pre-load the memory contents.

#### **Single-Port Mode**

The memory blocks also support single-port mode, used when simultaneous reads and writes are not required. See Figure 2–28. A single block in a memory block can support up to two single-port mode RAM blocks in the M4K RAM blocks if each RAM block is less than or equal to 2K bits in size.

Figure 2–28. Single-Port Mode Note (1)



Note to Figure 2-28:

(1) Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both read and write operations.




Figure 2-59. Stratix IOE Structure

The IOEs are located in I/O blocks around the periphery of the Stratix device. There are up to four IOEs per row I/O block and six IOEs per column I/O block. The row I/O blocks drive row, column, or direct link interconnects. The column I/O blocks drive column interconnects. Figure 2–60 shows how a row I/O block connects to the logic array. Figure 2–61 shows how a column I/O block connects to the logic array.




Figure 2–65. Stratix IOE in DDR Input I/O Configuration Note (1)

*Notes to Figure 2–65:* 

- (1) All input signals to the IOE can be inverted at the IOE.
- (2) This signal connection is only allowed on dedicated DQ function pins.
- (3) This signal is for dedicated DQS function pins only.

Table 2–28 shows the possible settings for the I/O standards with drive strength control.

Table 2–28. Programmable Drive Strength							
I/O Standard	I <sub>OH</sub> / I <sub>OL</sub> Current Strength Setting (mA)						
3.3-V LVTTL	24 (1), 16, 12, 8, 4						
3.3-V LVCMOS	24 (2), 12 (1), 8, 4, 2						
2.5-V LVTTL/LVCMOS	16 (1), 12, 8, 2						
1.8-V LVTTL/LVCMOS	12 (1), 8, 2						
1.5-V LVCMOS	8 (1), 4, 2						
GTL/GTL+ 1.5-V HSTL Class I and II 1.8-V HSTL Class I and II SSTL-3 Class I and II SSTL-2 Class I and II SSTL-18 Class I and II	Support max and min strength						

Notes to Table 2-28:

- (1) This is the Quartus II software default current setting.
- (2) I/O banks 1, 2, 5, and 6 do not support this setting.

Quartus II software version 4.2 and later will report current strength as "PCI Compliant" for 3.3-V PCI, 3.3-V PCI-X 1.0, and Compact PCI I/O standards.

Stratix devices support series on-chip termination (OCT) using programmable drive strength. For more information, contact your Altera Support Representative.

#### Open-Drain Output

Stratix devices provide an optional open-drain (equivalent to an open-collector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write-enable signals) that can be asserted by any of several devices.

#### Slew-Rate Control

The output buffer for each Stratix device I/O pin has a programmable output slew-rate control that can be configured for low-noise or high-speed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal delay to rising and falling edges. Each



## 3. Configuration & Testing

\$51003-1.3

## IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All Stratix® devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1a-1990 specification. JTAG boundary-scan testing can be performed either before or after, but not during configuration. Stratix devices can also use the JTAG port for configuration together with either the Quartus® II software or hardware using either Jam Files (.jam) or Jam Byte-Code Files (.jbc).

Stratix devices support IOE I/O standard setting reconfiguration through the JTAG BST chain. The JTAG chain can update the I/O standard for all input and output pins any time before or during user mode through the CONFIG\_IO instruction. You can use this ability for JTAG testing before configuration when some of the Stratix pins drive or receive from other devices on the board using voltage-referenced standards. Since the Stratix device may not be configured before JTAG testing, the I/O pins may not be configured for appropriate electrical standards for chip-to-chip communication. Programming those I/O standards via JTAG allows you to fully test the I/O connection to other devices.

The enhanced PLL reconfiguration bits are part of the JTAG chain before configuration and after power-up. After device configuration, the PLL reconfiguration bits are not part of the JTAG chain.

The JTAG pins support 1.5-V/1.8-V or 2.5-V/3.3-V I/O standards. The TDO pin voltage is determined by the  $V_{\rm CCIO}$  of the bank where it resides. The VCCSEL pin selects whether the JTAG inputs are 1.5-V, 1.8-V, 2.5-V, or 3.3-V compatible.

Stratix devices also use the JTAG port to monitor the logic operation of the device with the SignalTap<sup>®</sup> II embedded logic analyzer. Stratix devices support the JTAG instructions shown in Table 3–1.

The Quartus II software has an Auto Usercode feature where you can choose to use the checksum value of a programming file as the JTAG user code. If selected, the checksum is automatically loaded to the USERCODE register. In the Settings dialog box in the Assignments menu, click **Device & Pin Options**, then **General**, and then turn on the **Auto Usercode** option.

The temperature-sensing diode works for the entire operating range shown in Figure 3–6.




Figure 3-6. Temperature vs. Temperature-Sensing Diode Voltage

Table 4–31. CTT I/O Specifications										
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
$V_{CCIO}$	Output supply voltage		2.05	3.3	3.6	V				
$V_{TT}/V_{REF}$	Termination and input reference voltage		1.35	1.5	1.65	V				
V <sub>IH</sub>	High-level input voltage		V <sub>REF</sub> + 0.2			V				
V <sub>IL</sub>	Low-level input voltage				V <sub>REF</sub> - 0.2	V				
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -8 \text{ mA}$	V <sub>REF</sub> + 0.4			V				
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8 mA			V <sub>REF</sub> - 0.4	V				
Io	Output leakage current (when output is high Z)	GND ≤V <sub>OUT</sub> ≤ V <sub>CCIO</sub>	-10		10	μΑ				

Table 4–32. Bus Hold Parameters										
		V <sub>CCIO</sub> Level								
Parameter	Conditions	1.5 V		1.8 V		2.5 V		3.3 V		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Low sustaining current	$V_{IN} > V_{IL}$ (maximum)	25		30		50		70		μА
High sustaining current	V <sub>IN</sub> < V <sub>IH</sub> (minimum)	-25		-30		<del>-</del> 50		-70		μА
Low overdrive current	0 V < V <sub>IN</sub> < V <sub>CCIO</sub>		160		200		300		500	μА
High overdrive current	0 V < V <sub>IN</sub> < V <sub>CCIO</sub>		-160		-200		-300		-500	μА
Bus-hold trip point		0.5	1.0	0.68	1.07	0.7	1.7	0.8	2.0	V

#### **Performance**

Table 4–36 shows Stratix performance for some common designs. All performance values were obtained with Quartus II software compilation of LPM, or MegaCore $^{\rm @}$  functions for the FIR and FFT designs.

Table 4–36. Stratix Performance (Part 1 of 2) Notes (1), (2)											
		F	Resources L	Jsed	Performance						
Applications			TriMatrix Memory Blocks	DSP Blocks	-5 Speed Grade	-6 Speed Grade	-7 Speed Grade	-8 Speed Grade	Units		
LE	16-to-1 multiplexer (1)	22	0	0	407.83	324.56	288.68	228.67	MHz		
	32-to-1 multiplexer (3)	46	0	0	318.26	255.29	242.89	185.18	MHz		
	16-bit counter	16	0	0	422.11	422.11	390.01	348.67	MHz		
	64-bit counter	64	0	0	321.85	290.52	261.23	220.5	MHz		
TriMatrix memory	Simple dual-port RAM 32 × 18 bit	0	1	0	317.76	277.62	241.48	205.21	MHz		
M512 block	FIFO 32 × 18 bit	30	1	0	319.18	278.86	242.54	206.14	MHz		
TriMatrix memory	Simple dual-port RAM 128 × 36 bit	0	1	0	290.86	255.55	222.27	188.89	MHz		
M4K block	True dual-port RAM 128 × 18 bit	0	1	0	290.86	255.55	222.27	188.89	MHz		
	FIFO 128 × 36 bit	34	1	0	290.86	255.55	222.27	188.89	MHz		
TriMatrix memory	Single port RAM 4K × 144 bit	1	1	0	255.95	223.06	194.06	164.93	MHz		
M-RAM block	Simple dual-port RAM 4K × 144 bit	0	1	0	255.95	233.06	194.06	164.93	MHz		
	True dual-port RAM 4K × 144 bit	0	1	0	255.95	233.06	194.06	164.93	MHz		
	Single port RAM 8K × 72 bit	0	1	0	278.94	243.19	211.59	179.82	MHz		
	Simple dual-port RAM 8K × 72 bit	0	1	0	255.95	223.06	194.06	164.93	MHz		
	True dual-port RAM 8K × 72 bit	0	1	0	255.95	223.06	194.06	164.93	MHz		
	Single port RAM 16K × 36 bit	0	1	0	280.66	254.32	221.28	188.00	MHz		
	Simple dual-port RAM 16K × 36 bit	0	1	0	269.83	237.69	206.82	175.74	MHz		

#### **Internal Timing Parameters**

Internal timing parameters are specified on a speed grade basis independent of device density. Tables 4–37 through 4–42 describe the Stratix device internal timing microparameters for LEs, IOEs, TriMatrix memory structures, DSP blocks, and MultiTrack interconnects.

Table 4–37. LE Internal Timing Microparameter Descriptions						
Symbol	Parameter					
t <sub>SU</sub>	LE register setup time before clock					
t <sub>H</sub>	LE register hold time after clock					
t <sub>CO</sub>	LE register clock-to-output delay					
t <sub>LUT</sub>	LE combinatorial LUT delay for data-in to data-out					
t <sub>CLR</sub>	Minimum clear pulse width					
t <sub>PRE</sub>	Minimum preset pulse width					
t <sub>CLKHL</sub>	Register minimum clock high or low time. The maximum core clock frequency can be calculated by $1/(2 \times t_{CLKHL})$ .					

Table 4–38. IOE Internal Timing Microparameter Descriptions							
Symbol	Parameter						
t <sub>SU_R</sub>	Row IOE input register setup time						
t <sub>SU_C</sub>	Column IOE input register setup time						
t <sub>H</sub>	IOE input and output register hold time after clock						
t <sub>CO_R</sub>	Row IOE input and output register clock-to-output delay						
t <sub>CO_C</sub>	Column IOE input and output register clock-to-output delay						
t <sub>PIN2COMBOUT_R</sub>	Row input pin to IOE combinatorial output						
t <sub>PIN2COMBOUT_C</sub>	Column input pin to IOE combinatorial output						
t <sub>COMBIN2PIN_R</sub>	Row IOE data input to combinatorial output pin						
t <sub>COMBIN2PIN_C</sub>	Column IOE data input to combinatorial output pin						
t <sub>CLR</sub>	Minimum clear pulse width						
t <sub>PRE</sub>	Minimum preset pulse width						
t <sub>CLKHL</sub>	Register minimum clock high or low time. The maximum I/O clock frequency can be calculated by $1/(2 \times t_{\text{CLKHL}})$ . Performance may also be affected by I/O timing, use of PLL, and I/O programmable settings.						

Table 4–52 shows the external I/O timing parameters when using fast regional clock networks.

<b>Table 4–52. Stratix Fast Regional Clock External I/O Timing Parameters</b> Notes (1), (2)							
Symbol	Parameter						
t <sub>INSU</sub>	Setup time for input or bidirectional pin using IOE input register with fast regional clock fed by FCLK pin						
t <sub>INH</sub>	Hold time for input or bidirectional pin using IOE input register with fast regional clock fed by FCLK pin						
t <sub>outco</sub>	Clock-to-output delay output or bidirectional pin using IOE output register with fast regional clock fed by FCLK pin						
t <sub>XZ</sub>	Synchronous IOE output enable register to output pin disable delay using fast regional clock fed by FCLK pin						
t <sub>ZX</sub>	Synchronous IOE output enable register to output pin enable delay using fast regional clock fed by FCLK pin						

Notes to Table 4-52:

- (1) These timing parameters are sample-tested only.
- (2) These timing parameters are for column and row IOE pins. You should use the Quartus II software to verify the external timing for any pin.

Table 4–53 shows the external I/O timing parameters when using regional clock networks.

Symbol	Parameter
t <sub>INSU</sub>	Setup time for input or bidirectional pin using IOE input register with regional clock fed by CLK pin
t <sub>INH</sub>	Hold time for input or bidirectional pin using IOE input register with regional clock fed by CLK pin
t <sub>OUTCO</sub>	Clock-to-output delay output or bidirectional pin using IOE output register with regional clock fed by CLK pin
t <sub>INSUPLL</sub>	Setup time for input or bidirectional pin using IOE input register with regional clock fed by Enhanced PLL with default phase setting
t <sub>INHPLL</sub>	Hold time for input or bidirectional pin using IOE input register with regional clock fed by Enhanced PLL with default phase setting
t <sub>OUTCOPLL</sub>	Clock-to-output delay output or bidirectional pin using IOE output register with regional clock Enhanced PLL with default phase setting

Table 4-65. I	Table 4–65. EP1S20 External I/O Timing on Row Pins Using Regional Clock Networks Note (1)										
Parameter	-5 Speed Grade		-6 Speed Grade		-7 Speed Grade		-8 Speed Grade				
	Min	Max	Min	Max	Min	Max	Min	Max	Unit		
t <sub>INSU</sub>	1.815		1.967		2.258		NA		ns		
t <sub>INH</sub>	0.000		0.000		0.000		NA		ns		
t <sub>OUTCO</sub>	2.633	5.235	2.663	5.595	2.663	6.070	NA	NA	ns		
t <sub>XZ</sub>	2.660	5.289	2.660	5.651	2.660	6.138	NA	NA	ns		
t <sub>ZX</sub>	2.660	5.289	2.660	5.651	2.660	6.138	NA	NA	ns		
t <sub>INSUPLL</sub>	1.060		1.112		1.277		NA		ns		
t <sub>INHPLL</sub>	0.000		0.000		0.000		NA		ns		
t <sub>OUTCOPLL</sub>	1.325	2.770	1.325	2.908	1.325	2.978	NA	NA	ns		
t <sub>XZPLL</sub>	1.352	2.824	1.352	2.964	1.352	3.046	NA	NA	ns		
t <sub>ZXPLL</sub>	1.352	2.824	1.352	2.964	1.352	3.046	NA	NA	ns		

Table 4–66. EP1S20 External I/O Timing on Row Pins Using Global Clock Networks Note (1)										
Parameter	-5 Speed Grade		-6 Speed Grade		-7 Spee	d Grade	-8 Spee	Unit		
raiailletei	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
t <sub>INSU</sub>	1.742		1.887		2.170		NA		ns	
t <sub>INH</sub>	0.000		0.000		0.000		NA		ns	
t <sub>OUTCO</sub>	2.674	5.308	2.674	5.675	2.674	6.158	NA	NA	ns	
t <sub>XZ</sub>	2.701	5.362	2.701	5.731	2.701	6.226	NA	NA	ns	
t <sub>ZX</sub>	2.701	5.362	2.701	5.731	2.701	6.226	NA	NA	ns	
t <sub>INSUPLL</sub>	1.353		1.418		1.613		NA		ns	
t <sub>INHPLL</sub>	0.000		0.000		0.000		NA		ns	
t <sub>OUTCOPLL</sub>	1.158	2.447	1.158	2.602	1.158	2.642	NA	NA	ns	
t <sub>XZPLL</sub>	1.185	2.531	1.158	2.602	1.185	2.710	NA	NA	ns	
t <sub>ZXPLL</sub>	1.185	2.531	1.158	2.602	1.185	2.710	NA	NA	ns	

*Note to Tables 4–61 to 4–66:* 

<sup>(1)</sup> Only EP1S25, EP1S30, and EP1S40 have a speed grade of -8.

Tables 4–85 through 4–90 show the external timing parameters on column and row pins for EP1S60 devices.

Table 4–85. EP1S60 External I/O Timing on Column Pins Using Fast Regional Clock Networks Note (1)									
Parameter	-5 Speed Grade		-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		11!4
	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>INSU</sub>	3.029		3.277		3.733		NA		ns
t <sub>INH</sub>	0.000		0.000		0.000		NA		ns
t <sub>OUTCO</sub>	2.446	4.871	2.446	5.215	2.446	5.685	NA	NA	ns
t <sub>XZ</sub>	2.386	4.745	2.386	5.083	2.386	5.561	NA	NA	ns
t <sub>ZX</sub>	2.386	4.745	2.386	5.083	2.386	5.561	NA	NA	ns

Table 4–86. EP1S60 External I/O Timing on Column Pins Using Regional Clock Networks Note (1)									
Parameter	-5 Speed Grade		-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		1124
	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>INSU</sub>	2.491		2.691		3.060		NA		ns
t <sub>INH</sub>	0.000		0.000		0.000		NA		ns
t <sub>OUTCO</sub>	2.767	5.409	2.767	5.801	2.767	6.358	NA	NA	ns
t <sub>XZ</sub>	2.707	5.283	2.707	5.669	2.707	6.234	NA	NA	ns
t <sub>ZX</sub>	2.707	5.283	2.707	5.669	2.707	6.234	NA	NA	ns
t <sub>INSUPLL</sub>	1.233		1.270		1.438		NA		ns
t <sub>INHPLL</sub>	0.000		0.000		0.000		NA		ns
t <sub>OUTCOPLL</sub>	1.078	2.278	1.078	2.395	1.078	2.428	NA	NA	ns
t <sub>XZPLL</sub>	1.018	2.152	1.018	2.263	1.018	2.304	NA	NA	ns
t <sub>ZXPLL</sub>	1.018	2.152	1.018	2.263	1.018	2.304	NA	NA	ns

#### Definition of I/O Skew


I/O skew is defined as the absolute value of the worst-case difference in clock-to-out times ( $t_{\rm CO}$ ) between any two output registers fed by a common clock source.


I/O bank skew is made up of the following components:

- Clock network skews: This is the difference between the arrival times of the clock at the clock input port of the two IOE registers.
- Package skews: This is the package trace length differences between (I/O pad A to I/O pin A) and (I/O pad B to I/O pin B).

Figure 4–5 shows an example of two IOE registers located in the same bank, being fed by a common clock source. The clock can come from an input pin or from a PLL output.

Figure 4-5. I/O Skew within an I/O Bank





Output
Buffer

OUTPUT
VMEAS

R<sub>UP</sub>
R<sub>S</sub>
R<sub>DN</sub>
C<sub>L</sub>
GND

Figure 4-7. Output Delay Timing Reporting Setup Modeled by Quartus II

#### *Notes to Figure 4–7:*

- Output pin timing is reported at the output pin of the FPGA device. Additional delays for loading and board trace delay need to be accounted for with IBIS model simulations.
- (2)  $V_{CCINT}$  is 1.42-V unless otherwise specified.

**Table 4–101.** Reporting Methodology For Maximum Timing For Single-Ended Output Pins (Part 1 of 2) Notes (1), (2), (3)

1/2.01		Measurement Point						
I/O Standard	R <sub>UP</sub>	$R_{DN}$	R <sub>S</sub>	R <sub>T</sub> Ω	V <sub>CCIO</sub> (V)	VTT (V)	C <sub>L</sub> (pF)	V <sub>MEAS</sub>
3.3-V LVTTL	-	-	0	-	2.950	2.95	10	1.500
2.5-V LVTTL	-	-	0	-	2.370	2.37	10	1.200
1.8-V LVTTL	-	-	0	-	1.650	1.65	10	0.880
1.5-V LVTTL	-	-	0	-	1.400	1.40	10	0.750
3.3-V LVCMOS	_	_	0	_	2.950	2.95	10	1.500
2.5-V LVCMOS	_	_	0	_	2.370	2.37	10	1.200
1.8-V LVCMOS	-	-	0	-	1.650	1.65	10	0.880
1.5-V LVCMOS	_	_	0	_	1.400	1.40	10	0.750
3.3-V GTL	_	-	0	25	2.950	1.14	30	0.740
2.5-V GTL	_	_	0	25	2.370	1.14	30	0.740
3.3-V GTL+	_	_	0	25	2.950	1.35	30	0.880
2.5-V GTL+	_	_	0	25	2.370	1.35	30	0.880
3.3-V SSTL-3 Class II	_	_	25	25	2.950	1.25	30	1.250

Table 4–118. Stratix Maximum Input Clock Rate for CLK[0, 2, 9, 11] Pins & FPLL[10..7]CLK Pins in Wire-Bond Packages (Part 2 of 2)

I/O Standard	-6 Speed Grade	-7 Speed Grade	-8 Speed Grade	Unit	
LVCMOS	422	390	390	MHz	
GTL+	250	200	200	MHz	
SSTL-3 Class I	350	300	300	MHz	
SSTL-3 Class II	350	300	300	MHz	
SSTL-2 Class I	350	300	300	MHz	
SSTL-2 Class II	350	300	300	MHz	
SSTL-18 Class I	350	300	300	MHz	
SSTL-18 Class II	350	300	300	MHz	
1.5-V HSTL Class I	350	300	300	MHz	
1.8-V HSTL Class I	350	300	300	MHz	
CTT	250	200	200	MHz	
Differential 1.5-V HSTL C1	350	300	300	MHz	
LVPECL (1)	717	640	640	MHz	
PCML (1)	375	350	350	MHz	
LVDS (1)	717	640	640	MHz	
HyperTransport technology (1)	717	640	640	MHz	

Table 4–119. Stratix Maximum Input Clock Rate for CLK[1, 3, 8, 10] Pins in Wire-Bond Packages (Part 1 of 2)

I/O Standard	-6 Speed Grade	-7 Speed Grade	-8 Speed Grade	Unit			
LVTTL	422	390	390	MHz			
2.5 V	422	390	390	MHz			
1.8 V	422	390	390	MHz			
1.5 V	422	390	390	MHz			
LVCMOS	422	390	390	MHz			
GTL+	250	200	200	MHz			
SSTL-3 Class I	350	300	300	MHz			
SSTL-3 Class II	350	300	300	MHz			
SSTL-2 Class I	350	300	300	MHz			
SSTL-2 Class II	350	300	300	MHz			

## Index



A	Open-Drain Output 2–120
Accumulator 2–63	Power Sequencing & Hot Socketing 2–140
Adder/Output Blocks 2–61	Programmable Drive Strength 2–119
Adder/Subtractor	Programmable Pull-Up Resistor 2–122
2–63	Simple Multiplier Mode 2–64
Accumulator	Single-Port Mode 2–51
2–63	Slew-Rate Control 2–120
AGP 1x Specifications 4–13	Two-Multipliers
AGP 2x Specifications 4–13	Adder Mode 2–67
Architecture 2–1	Adder Mode Implementing Complex
36 x 36 Multiply Mode 2–66	Multiply 2–68
addnsub Signal 2–8	
Block Diagram 2–2	C
Bus Hold 2–121	
Byte Alignment 2–140	Class I Specifications 4–11, 4–12
Carry-Select Chain 2–11	Class II Specifications 4–11, 4–12, 4–13
Clear & Preset Logic Control 2–13	Clocks
Combined Resources 2–78	Clock Feedback 2–96
Dedicated Circuitry 2–137	Clock Multiplication & Division 2–88, 2–101
Device Resources 2–3	Clock Switchover
Device Routing Scheme 2–20	2–88
Digital Signal Processing Block 2–52	Delay 2–97
Direct Link Connection 2–5	EP1S10, EP1S20 & EP1S25
Dynamic Arithmetic Mode 2–10	Device I/O Clock Groups
in LE 2–11	2–80
Four-Multipliers	EP1S25, EP1S20 & EP1S10 Device Fast Clock
Adder Mode 2–68	Pin Connections to Fast Regional
Functional Description 2–1	Clocks 2–77
LAB	EP1S30 Device Fast Regional Clock Pin Con-
Interconnects 2–4	nections to Fast Regional Clocks 2–78
Logic Array Blocks 2–3	EP1S30, EP1S40, EP1S60, EP1S80
Structure 2–4	Device I/O Clock Groups
LE Operating Modes 2–8	2–81
Logic Elements 2–6	External Clock
Modes of Operation 2–64	Inputs 2–102
Multiplier Size & Configurations per DSP	Outputs 2–92, 2–103
block 2–70	Outputs for Enhanced PLLs 11 & 12 2–95
Multiply-Accumulator Mode 2–67	Outputs for PLLs 5 & 6 2–93
MultiTrack Interconnect 2–14	Fast Regional Clock External I/O Timing
Normal Mode 2–9	Parameters 4–34
in I F 2_0	Fast Regional Clock Network 2–76

Altera Corporation Index-1