



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1057
Number of Logic Elements/Cells	10570
Total RAM Bits	920448
Number of I/O	426
Number of Gates	-
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	780-BBGA
Supplier Device Package	780-FBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1s10f780c7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Chapter Revision Dates

The chapters in this book, *Stratix Device Handbook*, *Volume 1*, were revised on the following dates. Where chapters or groups of chapters are available separately, part numbers are listed.

Chapter 1. Introduction

Revised: July 2005 Part number: S51001-3.2

Chapter 2. Stratix Architecture

Revised: July 2005 Part number: S51002-3.2

Chapter 3. Configuration & Testing

Revised: July 2005 Part number: S51003-1.3

Chapter 4. DC & Switching Characteristics

Revised: January 2006 Part number: S51004-3.4

Chapter 5. Reference & Ordering Information

Revised: September 2004 Part number: S51005-2.1

Altera Corporation vii

Table 2–26. External RAM Support in EP1S60 & EP1S80 Devices						
DDR Memory Type I/O Standard Maximum Clock Rate (MHz)						
DDA Memory Type	i/U Stanuaru	-5 Speed Grade	-6 Speed Grade	-7 Speed Grade		
DDR SDRAM (1), (2)	SSTL-2	167	167	133		
DDR SDRAM - side banks (2), (3)	SSTL-2	150	133	133		
QDR SRAM (4)	1.5-V HSTL	133	133	133		
QDRII SRAM (4)	1.5-V HSTL	167	167	133		
ZBT SRAM (5)	LVTTL	200	200	167		

Notes to Table 2-26:

- (1) These maximum clock rates apply if the Stratix device uses DQS phase-shift circuitry to interface with DDR SDRAM. DQS phase-shift circuitry is only available in the top and bottom I/O banks (I/O banks 3, 4, 7, and 8).
- (2) For more information on DDR SDRAM, see AN 342: Interfacing DDR SDRAM with Stratix & Stratix GX Devices.
- (3) DDR SDRAM is supported on the Stratix device side I/O banks (I/O banks 1, 2, 5, and 6) without dedicated DQS phase-shift circuitry. The read DQS signal is ignored in this mode. Numbers are preliminary.
- (4) For more information on QDR or QDRII SRAM, see AN 349: QDR SRAM Controller Reference Design for Stratix & Stratix GX Devices.
- (5) For more information on ZBT SRAM, see AN 329: ZBT SRAM Controller Reference Design for Stratix & Stratix GX Devices.

In addition to six I/O registers and one input latch in the IOE for interfacing to these high-speed memory interfaces, Stratix devices also have dedicated circuitry for interfacing with DDR SDRAM. In every Stratix device, the I/O banks at the top (I/O banks 3 and 4) and bottom (I/O banks 7 and 8) of the device support DDR SDRAM up to 200 MHz. These pins support DQS signals with DQ bus modes of $\times 8$, $\times 16$, or $\times 32$.

Table 2–27 shows the number of DQ and DQS buses that are supported per device.

Table 2–27. DQS & DQ Bus Mode Support (Part 1 of 2) Note (1)					
Device	Package	Number of ×8 Groups	Number of ×16 Groups	Number of ×32 Groups	
EP1S10	672-pin BGA 672-pin FineLine BGA	12 (2)	0	0	
	484-pin FineLine BGA 780-pin FineLine BGA	16 (3)	0	4	
EP1S20	484-pin FineLine BGA	18(4)	7 (5)	4	
	672-pin BGA 672-pin FineLine BGA	16(3)	7 (5)	4	
	780-pin FineLine BGA	20	7 (5)	4	

I/O pin has an individual slew-rate control, allowing you to specify the slew rate on a pin-by-pin basis. The slew-rate control affects both the rising and falling edges.

Bus Hold

Each Stratix device I/O pin provides an optional bus-hold feature. The bus-hold circuitry can weakly hold the signal on an I/O pin at its last-driven state. Since the bus-hold feature holds the last-driven state of the pin until the next input signal is present, an external pull-up or pull-down resistor is not needed to hold a signal level when the bus is tri-stated.

Table 2–29 shows bus hold support for different pin types.

Table 2–29. Bus Hold Support				
Pin Type	Bus Hold			
I/O pins	✓			
CLK[150]				
CLK[0,1,2,3,8,9,10,11]				
FCLK	~			
FPLL[710]CLK				

The bus-hold circuitry also pulls undriven pins away from the input threshold voltage where noise can cause unintended high-frequency switching. You can select this feature individually for each I/O pin. The bus-hold output drives no higher than $V_{\rm CCIO}$ to prevent overdriving signals. If the bus-hold feature is enabled, the programmable pull-up option cannot be used. Disable the bus-hold feature when using opendrain outputs with the GTL+ I/O standard or when the I/O pin has been configured for differential signals.

The bus-hold circuitry uses a resistor with a nominal resistance (R_{BH}) of approximately 7 k Ω to weakly pull the signal level to the last-driven state. See the DC & Switching Characteristics chapter of the Stratix Device Handbook, Volume 1 for the specific sustaining current driven through this resistor and overdrive current used to identify the next-driven input level. This information is provided for each V_{CCIO} voltage level.

The bus-hold circuitry is active only after configuration. When going into user mode, the bus-hold circuit captures the value on the pin present at the end of configuration.

Programmable Pull-Up Resistor

Each Stratix device I/O pin provides an optional programmable pull-up resistor during user mode. If this feature is enabled for an I/O pin, the pull-up resistor (typically 25 k Ω) weakly holds the output to the V_{CCIO} level of the output pin's bank. Table 2–30 shows which pin types support the weak pull-up resistor feature.

Table 2–30. Programmable Weak Pull-Up Resistor Support				
Pin Type	Programmable Weak Pull-Up Resistor			
I/O pins	✓			
CLK[150]				
FCLK	~			
FPLL[710]CLK				
Configuration pins				
JTAG pins	√ (1)			

Note to Table 2–30:

(1) TDO pins do not support programmable weak pull-up resistors.

Advanced I/O Standard Support

Stratix device IOEs support the following I/O standards:

- LVTTL
- LVCMOS
- 1.5 V
- 1.8 V
- 2.5 V
- 3.3-V PCI
- 3.3-V PCI-X 1.0
- 3.3-V AGP (1× and 2×)
- LVDS
- LVPECL
- 3.3-V PCML
- HyperTransport
- Differential HSTL (on input/output clocks only)
- Differential SSTL (on output column clock pins only)
- GTL/GTL+
- 1.5-V HSTL Class I and II

Table 2–32. I/O Support by Bank (Part 2 of 2)					
I/O Standard	Top & Bottom Banks (3, 4, 7 & 8)	Left & Right Banks (1, 2, 5 & 6)	Enhanced PLL External Clock Output Banks (9, 10, 11 & 12)		
SSTL-3 Class II	✓	✓	✓		
AGP (1× and 2×)	✓		✓		
CTT	✓	✓	✓		

Each I/O bank has its own VCCIO pins. A single device can support 1.5-, 1.8-, 2.5-, and 3.3-V interfaces; each bank can support a different standard independently. Each bank also has dedicated VREF pins to support any one of the voltage-referenced standards (such as SSTL-3) independently.

Each I/O bank can support multiple standards with the same $V_{\rm CCIO}$ for input and output pins. Each bank can support one voltage-referenced I/O standard. For example, when $V_{\rm CCIO}$ is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

Differential On-Chip Termination

Stratix devices provide differential on-chip termination (LVDS I/O standard) to reduce reflections and maintain signal integrity. Differential on-chip termination simplifies board design by minimizing the number of external termination resistors required. Termination can be placed inside the package, eliminating small stubs that can still lead to reflections. The internal termination is designed using transistors in the linear region of operation.

Stratix devices support internal differential termination with a nominal resistance value of 137.5 Ω for LVDS input receiver buffers. LVPECL signals require an external termination resistor. Figure 2–71 shows the device with differential termination.

- RapidIO
- HyperTransport

Dedicated Circuitry

Stratix devices support source-synchronous interfacing with LVDS, LVPECL, 3.3-V PCML, or HyperTransport signaling at up to 840 Mbps. Stratix devices can transmit or receive serial channels along with a low-speed or high-speed clock. The receiving device PLL multiplies the clock by a integer factor W (W = 1 through 32). For example, a HyperTransport application where the data rate is 800 Mbps and the clock rate is 400 MHz would require that W be set to 2. The SERDES factor J determines the parallel data width to deserialize from receivers or to serialize for transmitters. The SERDES factor J can be set to 4, 7, 8, or 10 and does not have to equal the PLL clock-multiplication W value. For a J factor of 1, the Stratix device bypasses the SERDES block. For a J factor of 2, the Stratix device bypasses the SERDES block, and the DDR input and output registers are used in the IOE. See Figure 2–73.

R4, R8, and R24 Interconnect 840 Mbps 840 Mbps 8 Data Dedicated Dedicated Local Receiver Transmitter Interconnect Interface Interface rx load en 8× 8× 105 MHz Fast tx_load_en PLL Regional or global clock

Figure 2–73. High-Speed Differential I/O Receiver / Transmitter Interface Example

An external pin or global or regional clock can drive the fast PLLs, which can output up to three clocks: two multiplied high-speed differential I/O clocks to drive the SERDES block and/or external pin, and a low-speed clock to drive the logic array.

Table 4–3. Stratix Device DC Operating Conditions Note (7) (Part 2 of 2)						
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
R _{CONF}	Value of I/O pin pull-	$V_{CCIO} = 3.0 V (9)$	20		50	kΩ
	up resistor before and during	V _{CCIO} = 2.375 V (9)	30		80	kΩ
	configuration	V _{CCIO} = 1.71 V (9)	60		150	kΩ

Table 4–4. LVTTL Specifications							
Symbol	Parameter	Conditions	Minimum	Maximum	Unit		
V _{CCIO}	Output supply voltage		3.0	3.6	V		
V _{IH}	High-level input voltage		1.7	4.1	V		
V _{IL}	Low-level input voltage		-0.5	0.7	V		
V _{OH}	High-level output voltage	$I_{OH} = -4 \text{ to } -24 \text{ mA } (10)$	2.4		V		
V _{OL}	Low-level output voltage	I _{OL} = 4 to 24 mA (10)		0.45	V		

Table 4–5. LVCMOS Specifications							
Symbol	Parameter	Conditions	Minimum	Maximum	Unit		
V _{CCIO}	Output supply voltage		3.0	3.6	V		
V _{IH}	High-level input voltage		1.7	4.1	V		
V _{IL}	Low-level input voltage		-0.5	0.7	V		
V _{OH}	High-level output voltage	$V_{CCIO} = 3.0,$ $I_{OH} = -0.1 \text{ mA}$	V _{CCIO} - 0.2		V		
V _{OL}	Low-level output voltage	$V_{CCIO} = 3.0,$ $I_{OL} = 0.1 \text{ mA}$		0.2	V		

Table 4–6. 2.5-V I/O Specifications						
Symbol	Parameter	Conditions	Minimum	Maximum	Unit	
V _{CCIO}	Output supply voltage		2.375	2.625	V	
V _{IH}	High-level input voltage		1.7	4.1	V	
V _{IL}	Low-level input voltage		-0.5	0.7	V	
V _{OH}	High-level output voltage	I _{OH} = -1 mA (10)	2.0		V	
V _{OL}	Low-level output voltage	I _{OL} = 1 mA (10)		0.4	V	

Table 4–13	Table 4–13. HyperTransport Technology Specifications						
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit	
V _{CCIO}	I/O supply voltage		2.375	2.5	2.625	٧	
V _{ID} (peak- to-peak)	Input differential voltage swing (single-ended)		300		900	mV	
V _{ICM}	Input common mode voltage		300		900	mV	
V _{OD}	Output differential voltage (single-ended)	$R_L = 100 \Omega$	380	485	820	mV	
Δ V _{OD}	Change in V _{OD} between high and low	$R_L = 100 \Omega$			50	mV	
V _{OCM}	Output common mode voltage	R _L = 100 Ω	440	650	780	mV	
Δ V _{OCM}	Change in V _{OCM} between high and low	$R_L = 100 \Omega$			50	mV	
R _L	Receiver differential input resistor		90	100	110	Ω	

Table 4–14. 3.3-V PCI Specifications							
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit	
V _{CCIO}	Output supply voltage		3.0	3.3	3.6	V	
V _{IH}	High-level input voltage		0.5 × V _{CCIO}		V _{CCIO} + 0.5	V	
V _{IL}	Low-level input voltage		-0.5		0.3 × V _{CCIO}	V	
V _{OH}	High-level output voltage	I _{OUT} = -500 μA	0.9 × V _{CCIO}			V	
V _{OL}	Low-level output voltage	I _{OUT} = 1,500 μA			0.1 × V _{CCIO}	V	

Internal Timing Parameters

Internal timing parameters are specified on a speed grade basis independent of device density. Tables 4–37 through 4–42 describe the Stratix device internal timing microparameters for LEs, IOEs, TriMatrix memory structures, DSP blocks, and MultiTrack interconnects.

Table 4–37. LE I	Table 4–37. LE Internal Timing Microparameter Descriptions							
Symbol	Parameter							
t _{SU}	LE register setup time before clock							
t _H	LE register hold time after clock							
t _{CO}	LE register clock-to-output delay							
t _{LUT}	LE combinatorial LUT delay for data-in to data-out							
t _{CLR}	Minimum clear pulse width							
t _{PRE}	Minimum preset pulse width							
t _{CLKHL}	Register minimum clock high or low time. The maximum core clock frequency can be calculated by $1/(2 \times t_{CLKHL})$.							

Table 4-38. IOE I	nternal Timing Microparameter Descriptions
Symbol	Parameter
t _{SU_R}	Row IOE input register setup time
t _{SU_C}	Column IOE input register setup time
t _H	IOE input and output register hold time after clock
t _{CO_R}	Row IOE input and output register clock-to-output delay
t _{CO_C}	Column IOE input and output register clock-to-output delay
t _{PIN2COMBOUT_R}	Row input pin to IOE combinatorial output
t _{PIN2COMBOUT_C}	Column input pin to IOE combinatorial output
t _{COMBIN2PIN_R}	Row IOE data input to combinatorial output pin
t _{COMBIN2PIN_C}	Column IOE data input to combinatorial output pin
t _{CLR}	Minimum clear pulse width
t _{PRE}	Minimum preset pulse width
t _{CLKHL}	Register minimum clock high or low time. The maximum I/O clock frequency can be calculated by $1/(2 \times t_{\text{CLKHL}})$. Performance may also be affected by I/O timing, use of PLL, and I/O programmable settings.

	Parameter							
Symbol	Parameter							
t _{M512RC}	Synchronous read cycle time							
t _{M512WC}	Synchronous write cycle time							
t _{M512WERESU}	Write or read enable setup time before clock							
t _{M512WEREH}	Write or read enable hold time after clock							
t _{M512CLKENSU}	Clock enable setup time before clock							
t _{M512CLKENH}	Clock enable hold time after clock							
t _{M512DATASU}	Data setup time before clock							
t _{M512DATAH}	Data hold time after clock							
t _{M512WADDRSU}	Write address setup time before clock							
t _{M512WADDRH}	Write address hold time after clock							
t _{M512RADDRSU}	Read address setup time before clock							
t _{M512RADDRH}	Read address hold time after clock							
t _{M512DATACO1}	Clock-to-output delay when using output registers							
t _{M512DATACO2}	Clock-to-output delay without output registers							
t _{M512CLKHL}	Register minimum clock high or low time. This is a limit on the min time for the clock on the registers in these blocks. The actual performance is dependent upon the internal point-to-point delays in the blocks and may give slower performance as shown in Table 4–36 on page 4–20 and as reported by the timing analyzer in the Quartus II software.							
t _{M512CLR}	Minimum clear pulse width							

Table 4–41. M4K Block Internal Timing Microparameter Descriptions (P 1 of 2)								
Symbol Parameter								
t _{M4KRC}	Synchronous read cycle time							
t _{M4KWC}	Synchronous write cycle time							
t _{M4KWERESU}	Write or read enable setup time before clock							
t _{M4KWEREH}	Write or read enable hold time after clock							
t _{M4KCLKENSU}	Clock enable setup time before clock							
t _{M4KCLKENH}	Clock enable hold time after clock							
t _{M4KBESU}	Byte enable setup time before clock							
t _{M4KBEH}	Byte enable hold time after clock							
t _{M4KDATAASU}	A port data setup time before clock							

Tables 4–73 through 4–78 show the external timing parameters on column and row pins for EP1S30 devices.

Table 4–73. EP1S30 External I/O Timing on Column Pins Using Fast Regional Clock Networks													
Parameter	-5 Spee	d Grade	-6 Spee	d Grade	-7 Spee	d Grade	-8 Spee	Unit					
	Min	Max	Min	Max	Min	Max	Min	Max					
t _{INSU}	2.502		2.680		3.062		3.591		ns				
t _{INH}	0.000		0.000		0.000		0.000		ns				
t _{OUTCO}	2.473	4.965	2.473	5.329	2.473	5.784	2.473	6.392	ns				
t _{XZ}	2.413	4.839	2.413	5.197	2.413	5.660	2.413	6.277	ns				
t _{ZX}	2.413	4.839	2.413	5.197	2.413	5.660	2.413	6.277	ns				

Table 4-74. I	Table 4–74. EP1S30 External I/O Timing on Column Pins Using Regional Clock Networks													
Davamatav	-5 Spee	d Grade	-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		11					
Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit					
t _{INSU}	2.286		2.426		2.769		3.249		ns					
t _{INH}	0.000		0.000		0.000		0.000		ns					
t _{оитсо}	2.641	5.225	2.641	5.629	2.641	6.130	2.641	6.796	ns					
t _{XZ}	2.581	5.099	2.581	5.497	2.581	6.006	2.581	6.681	ns					
t _{ZX}	2.581	5.099	2.581	5.497	2.581	6.006	2.581	6.681	ns					
t _{INSUPLL}	1.200		1.185		1.344		1.662		ns					
t _{INHPLL}	0.000		0.000		0.000		0.000		ns					
t _{OUTCOPLL}	1.108	2.367	1.108	2.534	1.108	2.569	1.108	2.517	ns					
t _{XZPLL}	1.048	2.241	1.048	2.402	1.048	2.445	1.048	2.402	ns					
t _{ZXPLL}	1.048	2.241	1.048	2.402	1.048	2.445	1.048	2.402	ns					

Table 4-75. I	Table 4–75. EP1S30 External I/O Timing on Column Pins Using Global Clock Networks (Part 1 of 2)													
Daramatar	-5 Spee	d Grade	-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		Unit					
Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit					
t _{INSU}	1.935		2.029		2.310		2.709		ns					
t _{INH}	0.000		0.000		0.000		0.000		ns					
t _{OUTCO}	2.814	5.532	2.814	5.980	2.814	6.536	2.814	7.274	ns					

Tables 4–79 through 4–84 show the external timing parameters on column and row pins for EP1S40 devices.

Table 4-79. I	Table 4–79. EP1S40 External I/O Timing on Column Pins Using Fast Regional Clock Networks													
	-5 Spee	d Grade	-6 Speed Grade		-7 Speed Grade		-8 Speed Grade							
Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit					
t _{INSU}	2.696		2.907		3.290		2.899		ns					
t _{INH}	0.000		0.000		0.000		0.000		ns					
t _{OUTCO}	2.506	5.015	2.506	5.348	2.506	5.809	2.698	7.286	ns					
t _{XZ}	2.446	4.889	2.446	5.216	2.446	5.685	2.638	7.171	ns					
t _{ZX}	2.446	4.889	2.446	5.216	2.446	5.685	2.638	7.171	ns					

Table 4–80. EP1S40 External I/O Timing on Column Pins Using Regional Clock Networks													
Parameter	-5 Spee	d Grade	-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		11:4				
Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit				
t _{INSU}	2.413		2.581		2.914		2.938		ns				
t _{INH}	0.000		0.000		0.000		0.000		ns				
t _{outco}	2.668	5.254	2.668	5.628	2.668	6.132	2.869	7.307	ns				
t _{XZ}	2.608	5.128	2.608	5.496	2.608	6.008	2.809	7.192	ns				
t _{ZX}	2.608	5.128	2.608	5.496	2.608	6.008	2.809	7.192	ns				
t _{INSUPLL}	1.385		1.376		1.609		1.837		ns				
t _{INHPLL}	0.000		0.000		0.000		0.000		ns				
toutcopll	1.117	2.382	1.117	2.552	1.117	2.504	1.117	2.542	ns				
t _{XZPLL}	1.057	2.256	1,057	2.420	1.057	2.380	1.057	2.427	ns				
t _{ZXPLL}	1.057	2.256	1,057	2.420	1.057	2.380	1.057	2.427	ns				

Table 4–97. Output Pin Timing Skew Definitions (Part 2 of 2)							
Symbol Definition							
t _{LR_HIO}	Across all HIO banks (1, 2, 5, 6); across four similar type I/O banks						
t _{TB_VIO}	Across all VIO banks (3, 4, 7, 8); across four similar type I/O banks						
t _{OVERALL}	Output timing skew for all I/O pins on the device.						

Notes to Table 4-97:

- (1) See Figure 4–5 on page 4–57.
- (2) See Figure 4–6 on page 4–58.

Table 4–98 shows the I/O skews when using the same global or regional clock to feed IOE registers in I/O banks around each device. These values can be used for calculating the timing budget on the output (write) side of a memory interface. These values already factor in the package skew.

Table 4–98. Output Skew for Stratix by Device Density									
Symbol		Skew (ps) (1)							
	EP1S10 to EP1S30	EP1S40	EP1S60 & EP1S80						
t _{SB_HIO}	90	290	500						
t _{SB_VIO}	160	290	500						
t _{SS_HIO}	90	460	600						
t _{SS_VIO}	180	520	630						
t _{LR_HIO}	150	490	600						
t _{TB_VIO}	190	580	670						
t _{OVERALL}	430	630	880						

Note to Table 4-98:

(1) The skew numbers in Table 4–98 account for worst case package skews.

Table 4–105. Stratix I/O Standard Output Delay Adders for Fast Slew Rate on Column Pins (Part 2 of 2)												
Parameter	-5 Spee	ed Grade	-6 Speed Grade		-7 Speed Grade		-8 Speed Grade					
	Min	Max	Min	Max	Min	Max	Min	Max	Unit			
CTT		973		1,021		1,021		1,021	ps			
SSTL-3 Class I		719		755		755		755	ps			
SSTL-3 Class II		146		153		153		153	ps			
SSTL-2 Class I		678		712		712		712	ps			
SSTL-2 Class II		223		234		234		234	ps			
SSTL-18 Class I		1,032		1,083		1,083		1,083	ps			
SSTL-18 Class II		447		469		469		469	ps			
1.5-V HSTL Class I		660		693		693		693	ps			
1.5-V HSTL Class II		537		564		564		564	ps			
1.8-V HSTL Class I		304		319		319		319	ps			
1.8-V HSTL Class II		231		242		242		242	ps			

Table 4–106. Stratix I/O Standard Output Delay Adders for Fast Slew Rate on Row Pins (Part 1 of 2)										
Parameter		-5 Spee	eed Grade -6 Spe		d Grade	-7 Spee	-7 Speed Grade		-8 Speed Grade	
		Min	Max	Min	Max	Min	Max	Min	Max	Unit
LVCMOS	2 mA		1,518		1,594		1,594		1,594	ps
	4 mA		746		783		783		783	ps
	8 mA		96		100		100		100	ps
	12 mA		0		0		0		0	ps
3.3-V LVTTL	4 mA		1,518		1,594		1,594		1,594	ps
	8 mA		1,038		1,090		1,090		1,090	ps
	12 mA		521		547		547		547	ps
	16 mA		414		434		434		434	ps
	24 mA		0		0		0		0	ps
2.5-V LVTTL	2 mA		2,032		2,133		2,133		2,133	ps
	8 mA		699		734		734		734	ps
	12 mA		374		392		392		392	ps
	16 mA		165		173		173		173	ps
1.8-V LVTTL	2 mA		3,714		3,899		3,899		3,899	ps
	8 mA		1,055		1,107		1,107		1,107	ps
	12 mA		830		871		871		871	ps

Table 4–117. Stratix Maximum Input Clock Rate for CLK[7..4] & CLK[15..12] Pins in Wire-Bond Packages (Part 2 of 2)

I/O Standard	-6 Speed Grade	-7 Speed Grade	-8 Speed Grade	Unit
GTL+	250	200	200	MHz
SSTL-3 Class I	300	250	250	MHz
SSTL-3 Class II	300	250	250	MHz
SSTL-2 Class I	300	250	250	MHz
SSTL-2 Class II	300	250	250	MHz
SSTL-18 Class I	300	250	250	MHz
SSTL-18 Class II	300	250	250	MHz
1.5-V HSTL Class I	300	180	180	MHz
1.5-V HSTL Class II	300	180	180	MHz
1.8-V HSTL Class I	300	180	180	MHz
1.8-V HSTL Class II	300	180	180	MHz
3.3-V PCI	422	390	390	MHz
3.3-V PCI-X 1.0	422	390	390	MHz
Compact PCI	422	390	390	MHz
AGP 1×	422	390	390	MHz
AGP 2×	422	390	390	MHz
CTT	250	180	180	MHz
Differential 1.5-V HSTL C1	300	180	180	MHz
LVPECL (1)	422	400	400	MHz
PCML (1)	215	200	200	MHz
LVDS (1)	422	400	400	MHz
HyperTransport technology (1)	422	400	400	MHz

Table 4–118. Stratix Maximum Input Clock Rate for CLK[0, 2, 9, 11] Pins & FPLL[10..7]CLK Pins in Wire-Bond Packages (Part 1 of 2)

I/O Standard	-6 Speed Grade	-7 Speed Grade	-8 Speed Grade	Unit
LVTTL	422	390	390	MHz
2.5 V	422	390	390	MHz
1.8 V	422	390	390	MHz
1.5 V	422	390	390	MHz

Table 4–123. Stratix Maximum Output Clock Rate (Using I/O Pins) for PLL[1, 2, 3, 4] Pins in Wire-Bond Packages (Part 2 of 2)

I/O Standard	-6 Speed Grade	-7 Speed Grade	-8 Speed Grade	Unit			
LVDS (2)	400	311	311	MHz			
HyperTransport technology (2)	420	400	400	MHz			

Notes to Tables 4-120 through 4-123:

- (1) Differential SSTL-2 outputs are only available on column clock pins.
- (2) These parameters are only available on row I/O pins.
- (3) SSTL-2 in maximum drive strength condition. See Table 4–101 on page 4–62 for more information on exact loading conditions for each I/O standard.
- (4) SSTL-2 in minimum drive strength with \leq 10pF output load condition.
- (5) SSTL-2 in minimum drive strength with > 10pF output load condition.
- (6) Differential SSTL-2 outputs are only supported on column clock pins.

Table 4–129. Enhanced PLL Specifications for -7 Speed Grade (Part 2 of 2)						
Symbol	Parameter	Min	Тур	Max	Unit	
t _{OUTDUTY}	Duty cycle for external clock output (when set to 50%)	45		55	%	
t _{JITTER}	Period jitter for external clock output (6)			±100 ps for >200-MHz outclk ±20 mUI for <200-MHz outclk	ps or mUI	
t _{CONFIG5,6}	Time required to reconfigure the scan chains for PLLs 5 and 6			289/f _{SCANCLK}		
t _{CONFIG11,12}	Time required to reconfigure the scan chains for PLLs 11 and 12			193/f _{SCANCLK}		
t _{SCANCLK}	scanclk frequency (5)			22	MHz	
t _{DLOCK}	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) (7) (11)	(9)		100	μs	
t _{LOCK}	Time required to lock from end of device configuration (11)	10		400	μs	
f _{VCO}	PLL internal VCO operating range	300		600 (8)	MHz	
t _{LSKEW}	Clock skew between two external clock outputs driven by the same counter		±50		ps	
t _{SKEW}	Clock skew between two external clock outputs driven by the different counters with the same settings		±75		ps	
f _{SS}	Spread spectrum modulation frequency	30		150	kHz	
% spread	Percentage spread for spread spectrum frequency (10)	0.5		0.6	%	
t _{ARESET}	Minimum pulse width on areset signal	10			ns	

Table 4–130. Enhanced PLL Specifications for -8 Speed Grade (Part 1 of 3)							
Symbol	Parameter	Min	Тур	Max	Unit		
f _{IN}	Input clock frequency	3 (1), (2)		480	MHz		
f _{INPFD}	Input frequency to PFD	3		420	MHz		
f _{INDUTY}	Input clock duty cycle	40		60	%		
f _{EINDUTY}	External feedback clock input duty cycle	40		60	%		
t _{INJITTER}	Input clock period jitter			±200 (3)	ps		

process and operating conditions. Run the timing analyzer in the Quartus II software at the fast and slow operating conditions to see the phase shift range that is achieved below these frequencies.

Table 4–135. Stratix DLL Low Frequency Limit for Full Phase Shift						
Phase Shift	Unit					
72°	119	MHz				
90°	149	MHz				