Intel - EP1S20B672C7 Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	1846
Number of Logic Elements/Cells	18460
Total RAM Bits	1669248
Number of I/O	426
Number of Gates	-
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	672-BBGA
Supplier Device Package	672-BGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1s20b672c7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

With the LAB-wide addnsub control signal, a single LE can implement a one-bit adder and subtractor. This saves LE resources and improves performance for logic functions such as DSP correlators and signed multipliers that alternate between addition and subtraction depending on data.

The LAB row clocks [7..0] and LAB local interconnect generate the LABwide control signals. The MultiTrack[™] interconnect's inherent low skew allows clock and control signal distribution in addition to data. Figure 2–4 shows the LAB control signal generation circuit.



Figure 2–4. LAB-Wide Control Signals

Logic Elements

The smallest unit of logic in the Stratix architecture, the LE, is compact and provides advanced features with efficient logic utilization. Each LE contains a four-input LUT, which is a function generator that can implement any function of four variables. In addition, each LE contains a programmable register and carry chain with carry select capability. A single LE also supports dynamic single bit addition or subtraction mode selectable by an LAB-wide control signal. Each LE drives all types of interconnects: local, row, column, LUT chain, register chain, and direct link interconnects. See Figure 2–5. asynchronous preset load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes. The addnsub control signal is allowed in arithmetic mode.

The Quartus II software, in conjunction with parameterized functions such as library of parameterized modules (LPM) functions, automatically chooses the appropriate mode for common functions such as counters, adders, subtractors, and arithmetic functions. If required, you can also create special-purpose functions that specify which LE operating mode to use for optimal performance.

Normal Mode

The normal mode is suitable for general logic applications and combinatorial functions. In normal mode, four data inputs from the LAB local interconnect are inputs to a four-input LUT (see Figure 2–6). The Quartus II Compiler automatically selects the carry-in or the data3 signal as one of the inputs to the LUT. Each LE can use LUT chain connections to drive its combinatorial output directly to the next LE in the LAB. Asynchronous load data for the register comes from the data3 input of the LE. LEs in normal mode support packed registers.





Note to Figure 2-6:

(1) This signal is only allowed in normal mode if the LE is at the end of an adder/subtractor chain.



Figure 2–14. Shift Register Memory Configuration

Memory Block Size

TriMatrix memory provides three different memory sizes for efficient application support. The large number of M512 blocks are ideal for designs with many shallow first-in first-out (FIFO) buffers. M4K blocks provide additional resources for channelized functions that do not require large amounts of storage. The M-RAM blocks provide a large single block of RAM ideal for data packet storage. The different-sized blocks allow Stratix devices to efficiently support variable-sized memory in designs.

The Quartus II software automatically partitions the user-defined memory into the embedded memory blocks using the most efficient size combinations. You can also manually assign the memory to a specific block size or a mixture of block sizes.



Figure 2–17. M4K RAM Block Control Signals

Figure 2–18. M4K RAM Block LAB Row Interface





Figure 2–21. Left-Facing M-RAM to Interconnect Interface Notes (1), (2)

Notes to Figure 2–21:

- (1) Only R24 and C16 interconnects cross the M-RAM block boundaries.
- (2) The right-facing M-RAM block has interface blocks on the right side, but none on the left. B1 to B6 and A1 to A6 orientation is clipped across the vertical axis for right-facing M-RAM blocks.





Notes to Figure 2–24

- (1) All registers shown have asynchronous clear ports.
- (2) Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both read and write operations.



Figure 2–26. Input/Output Clock Mode in Simple Dual-Port Mode Notes (1), (2)

Notes to Figure 2–26:

- (1) All registers shown except the rden register have asynchronous clear ports.
- (2) Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both read and write operations.

Each IOE contains its own control signal selection for the following control signals: oe, ce_in, ce_out, aclr/preset, sclr/preset, clk_in, and clk_out. Figure 2–63 illustrates the control signal selection.



Figure 2–63. Control Signal Selection per IOE

In normal bidirectional operation, the input register can be used for input data requiring fast setup times. The input register can have its own clock input and clock enable separate from the OE and output registers. The output register can be used for data requiring fast clock-to-output performance. The OE register can be used for fast clock-to-output enable timing. The OE and output register share the same clock source and the same clock enable source from local interconnect in the associated LAB, dedicated I/O clocks, and the column and row interconnects. Figure 2–64 shows the IOE in bidirectional configuration.



Figure 2–65. Stratix IOE in DDR Input I/O Configuration Note (1)

Notes to Figure 2–65:

- (1) All input signals to the IOE can be inverted at the IOE.
- (2) This signal connection is only allowed on dedicated DQ function pins.
- (3) This signal is for dedicated DQS function pins only.

However, there is additional resistance present between the device ball and the input of the receiver buffer, as shown in Figure 2–72. This resistance is because of package trace resistance (which can be calculated as the resistance from the package ball to the pad) and the parasitic layout metal routing resistance (which is shown between the pad and the intersection of the on-chip termination and input buffer).





Table 2–35 defines the specification for internal termination resistance for commercial devices.

Table 2–35. Differential On-Chip Termination									
Symbol	Description	Conditions	R	esistan	ce	Unit			
Symbol	Description	Contractions	Min	Тур	Max	Unit			
R _D (2)	Internal differential termination for LVDS	Commercial (1), (3)	110	135	165	W			
		Industrial (2), (3)	100	135	170	W			

Notes to Table 2–35:

- (1) Data measured over minimum conditions ($T_j = 0 \text{ C}$, $V_{CCIO} +5\%$) and maximum conditions ($T_j = 85 \text{ C}$, $V_{CCIO} = -5\%$).
- (2) Data measured over minimum conditions (T_j = -40 C, V_{CCIO} +5%) and maximum conditions (T_j = 100 C, $V_{CCIO} = -5\%$).
- (3) LVDS data rate is supported for 840 Mbps using internal differential termination.

MultiVolt I/O Interface

The Stratix architecture supports the MultiVolt I/O interface feature, which allows Stratix devices in all packages to interface with systems of different supply voltages.

The Stratix VCCINT pins must always be connected to a 1.5-V power supply. With a 1.5-V V_{CCINT} level, input pins are 1.5-V, 1.8-V, 2.5-V, and 3.3-V tolerant. The VCCIO pins can be connected to either a 1.5-V, 1.8-V, 2.5-V, or 3.3-V power supply, depending on the output requirements.

synthesis, allowing real-time variation of the PLL frequency and delay. The rest of the device is functional while reconfiguring the PLL. See the *Stratix Architecture* chapter of the *Stratix Device Handbook, Volume 1* for more information on Stratix PLLs.

Remote Update Configuration Modes

Stratix devices also support remote configuration using an Altera enhanced configuration device (e.g., EPC16, EPC8, and EPC4 devices) with page mode selection. Factory configuration data is stored in the default page of the configuration device. This is the default configuration that contains the design required to control remote updates and handle or recover from errors. You write the factory configuration once into the flash memory or configuration device. Remote update data can update any of the remaining pages of the configuration device. If there is an error or corruption in a remote update configuration, the configuration device reverts back to the factory configuration information.

There are two remote configuration modes: remote and local configuration. You can use the remote update configuration mode for all three configuration modes: serial, parallel synchronous, and parallel asynchronous. Configuration devices (for example, EPC16 devices) only support serial and parallel synchronous modes. Asynchronous parallel mode allows remote updates when an intelligent host is used to configure the Stratix device. This host must support page mode settings similar to an EPC16 device.

Remote Update Mode

When the Stratix device is first powered up in remote update programming mode, it loads the configuration located at page address "000." The factory configuration should always be located at page address "000," and should never be remotely updated. The factory configuration contains the required logic to perform the following operations:

- Determine the page address/load location for the next application's configuration data
- Recover from a previous configuration error
- Receive new configuration data and write it into the configuration device

The factory configuration is the default and takes control if an error occurs while loading the application configuration.

Table 4–2. Stratix Device Recommended Operating Conditions (Part 2 of 2)										
Symbol	Parameter	Conditions	Minimum	Maximum	Unit					
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(4), (5)	3.00 (3.135)	3.60 (3.465)	V					
	Supply voltage for output buffers, 2.5-V operation	(4)	2.375	2.625	V					
	Supply voltage for output buffers, 1.8-V operation	(4)	1.71	1.89	V					
	Supply voltage for output buffers, 1.5-V operation	(4)	1.4	1.6	V					
VI	Input voltage	(3), (6)	-0.5	4.0	V					
Vo	Output voltage		0	V _{CCIO}	V					
TJ	Operating junction	For commercial use	0	85	°C					
	temperature	For industrial use	-40	100	°C					

Table 4–3. Stratix Device DC Operating Conditions Note (7) (Part 1 of 2)									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit			
l _l	Input pin leakage current	$V_I = V_{CCIOmax}$ to 0 V (8)	-10		10	μA			
I _{OZ}	Tri-stated I/O pin leakage current	$V_{O} = V_{CCIOmax}$ to 0 V (8)	-10		10	μA			
I _{CC0}	V _{CC} supply current (standby) (All	V _I = ground, no load, no toggling inputs				mA			
po	memory blocks in power-down mode)	EP1S10. V _I = ground, no load, no toggling inputs		37		mA			
		EP1S20. V_1 = ground, no load, no toggling inputs		65		mA			
		EP1S25. V_1 = ground, no load, no toggling inputs		90		mA			
		EP1S30. V_1 = ground, no load, no toggling inputs		114		mA			
		EP1S40. V _I = ground, no load, no toggling inputs		145		mA			
		EP1S60. V_1 = ground, no load, no toggling inputs		200		mA			
		EP1S80. V_1 = ground, no load, no toggling inputs		277		mA			

4–2

Table 4–3. Stratix Device DC Operating Conditions Note (7) (Part 2 of 2)									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit			
R _{CONF}	Value of I/O pin pull-	$V_{CCIO} = 3.0 V (9)$	20		50	kΩ			
	up resistor before and during	V _{CCIO} = 2.375 V <i>(9)</i>	30		80	kΩ			
configuration		$V_{CCIO} = 1.71 V (9)$	60		150	kΩ			

Table 4–4. LVTTL Specifications										
Symbol	Parameter	Conditions Minimum		Maximum	Unit					
V _{CCIO}	Output supply voltage		3.0	3.6	V					
V _{IH}	High-level input voltage		1.7	4.1	V					
V _{IL}	Low-level input voltage		-0.5	0.7	V					
V _{OH}	High-level output voltage	$I_{OH} = -4$ to -24 mA (10)	2.4		V					
V _{OL}	Low-level output voltage	I _{OL} = 4 to 24 mA <i>(10)</i>		0.45	V					

Table 4–5. LVCMOS Specifications										
Symbol	Parameter	Conditions	Minimum	Maximum	Unit					
V _{CCIO}	Output supply voltage		3.0	3.6	V					
V _{IH}	High-level input voltage		1.7	4.1	V					
V _{IL}	Low-level input voltage		-0.5	0.7	V					
V _{OH}	High-level output voltage	$V_{CCIO} = 3.0,$ $I_{OH} = -0.1 \text{ mA}$	V _{CCIO} – 0.2		V					
V _{OL}	Low-level output voltage	$V_{CCIO} = 3.0,$ $I_{OL} = 0.1 \text{ mA}$		0.2	V					

Table 4–6. 2.5-V I/O Specifications										
Symbol	Parameter	Conditions	Minimum	Maximum	Unit					
V _{CCIO}	Output supply voltage		2.375	2.625	V					
V _{IH}	High-level input voltage		1.7	4.1	V					
V _{IL}	Low-level input voltage		-0.5	0.7	V					
V _{OH}	High-level output voltage	I _{OH} = -1 mA <i>(10)</i>	2.0		V					
V _{OL}	Low-level output voltage	I _{OL} = 1 mA <i>(10)</i>		0.4	V					

Performance

Table 4–36 shows Stratix performance for some common designs. All performance values were obtained with Quartus II software compilation of LPM, or MegaCore[®] functions for the FIR and FFT designs.

Table 4–36. Stratix Performance (Part 1 of 2) Notes (1), (2)											
		F	Resources U	Jsed		Р	erforman	ce			
ļ	Applications	LEs	TriMatrix Memory Blocks	DSP Blocks	-5 Speed Grade	-6 Speed Grade	-7 Speed Grade	-8 Speed Grade	Units		
LE	16-to-1 multiplexer (1)	22	0	0	407.83	324.56	288.68	228.67	MHz		
	32-to-1 multiplexer (3)	46	0	0	318.26	255.29	242.89	185.18	MHz		
	16-bit counter	16	0	0	422.11	422.11	390.01	348.67	MHz		
	64-bit counter	64	0	0	321.85	290.52	261.23	220.5	MHz		
TriMatrix memory	Simple dual-port RAM 32×18 bit	0	1	0	317.76	277.62	241.48	205.21	MHz		
M512 block	FIFO 32×18 bit	30	1	0	319.18	278.86	242.54	206.14	MHz		
TriMatrix memory M4K block	Simple dual-port RAM 128×36 bit	0	1	0	290.86	255.55	222.27	188.89	MHz		
	True dual-port RAM 128 \times 18 bit	0	1	0	290.86	255.55	222.27	188.89	MHz		
	FIFO 128 \times 36 bit	34	1	0	290.86	255.55	222.27	188.89	MHz		
TriMatrix memory	Single port RAM 4K \times 144 bit	1	1	0	255.95	223.06	194.06	164.93	MHz		
M-RAM block	Simple dual-port RAM $4K \times 144$ bit	0	1	0	255.95	233.06	194.06	164.93	MHz		
	True dual-port RAM 4K \times 144 bit	0	1	0	255.95	233.06	194.06	164.93	MHz		
	Single port RAM 8K \times 72 bit	0	1	0	278.94	243.19	211.59	179.82	MHz		
	Simple dual-port RAM 8K \times 72 bit	0	1	0	255.95	223.06	194.06	164.93	MHz		
	True dual-port RAM 8K \times 72 bit	0	1	0	255.95	223.06	194.06	164.93	MHz		
	Single port RAM 16K \times 36 bit	0	1	0	280.66	254.32	221.28	188.00	MHz		
	Simple dual-port RAM 16K $ imes$ 36 bit	0	1	0	269.83	237.69	206.82	175.74	MHz		

Table 4–75. EP1S30 External I/O Timing on Column Pins Using Global Clock Networks (Part 2 of 2)										
Parameter	-5 Speed Grade		-6 Spee	-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		
Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
t _{xz}	2.754	5.406	2.754	5.848	2.754	6.412	2.754	7.159	ns	
t _{ZX}	2.754	5.406	2.754	5.848	2.754	6.412	2.754	7.159	ns	
t _{INSUPLL}	1.265		1.236		1.403		1.756		ns	
t _{INHPLL}	0.000		0.000		0.000		0.000		ns	
t _{OUTCOPLL}	1.068	2.302	1.068	2.483	1.068	2.510	1.068	2.423	ns	
t _{XZPLL}	1.008	2.176	1.008	2.351	1.008	2.386	1.008	2.308	ns	
t _{ZXPLL}	1.008	2.176	1.008	2.351	1.008	2.386	1.008	2.308	ns	

Table 4–76. EP1S30 External I/O Timing on Row Pins Using Fast Regional Clock Networks										
Parameters	-5 Speed Grade		-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
t _{INSU}	2.616		2.808		3.223		3.797		ns	
t _{INH}	0.000		0.000		0.000		0.000		ns	
t _{outco}	2.542	5.114	2.542	5.502	2.542	5.965	2.542	6.581	ns	
t _{xz}	2.569	5.168	2.569	5.558	2.569	6.033	2.569	6.663	ns	
t _{ZX}	2.569	5.168	2.569	5.558	2.569	6.033	2.569	6.663	ns	

Table 4–108.	Stratix I/O S	Standard	Output De	elay Adde	rs for Slo	w Slew R	ate on Ro	w Pins		
1/0.01	1d	-5 Spee	d Grade	-6 Spee	d Grade	-7 Spee	d Grade	-8 Spee	d Grade	11-14
I/U Stand	ara	Min	Max	Min	Max	Min	Max	Min	Max	Unit
LVCMOS	2 mA		1,571		1,650		1,650		1,650	ps
	4 mA		594		624		624		624	ps
	8 mA		208		218		218		218	ps
	12 mA		0		0		0		0	ps
3.3-V LVTTL	4 mA		1,571		1,650		1,650		1,650	ps
	8 mA		1,393		1,463		1,463		1,463	ps
	12 mA		596		626		626		626	ps
	16 mA		562		590		590		590	ps
2.5-V LVTTL	2 mA		2,562		2,690		2,690		2,690	ps
	8 mA		1,343		1,410		1,410		1,410	ps
	12 mA		864		907		907		907	ps
	16 mA		945		992		992		992	ps
1.8-V LVTTL	2 mA		6,306		6,621		6,621		6,621	ps
	8 mA		3,369		3,538		3,538		3,538	ps
	12 mA		2,932		3,079		3,079		3,079	ps
1.5-V LVTTL	2 mA		9,759		10,247		10,247		10,247	ps
	4 mA		6,830		7,172		7,172		7,172	ps
	8 mA		5,699		5,984		5,984		5,984	ps
GTL+			-333		-350		-350		-350	ps
CTT			591		621		621		621	ps
SSTL-3 Class I			267		280		280		280	ps
SSTL-3 Class I	I		-346		-363		-363		-363	ps
SSTL-2 Class I			481		505		505		505	ps
SSTL-2 Class I	I		-58		-61		-61		-61	ps
SSTL-18 Class	I		2,207		2,317		2,317		2,317	ps
1.5-V HSTL Cla	ass I		1,966		2,064		2,064'		2,064	ps
1.8-V HSTL Cla	ass I		1,208		1,268		1,460		1,720	ps

Table 4–110. Stratix IOE Programmable Delays on Row Pins Note (1)										
Daromatar	Setting	-5 Speed Grade		-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		11
Farameter		Min	Max	Min	Max	Min	Max	Min	Max	Unit
Decrease input delay	Off		3,970		4,367		5,022		5,908	ps
to internal cells	Small		3,390		3,729		4,288		5,045	ps
	Medium		2,810		3,091		3,554		4,181	ps
	Large		173		181		208		245	ps
	On		173		181		208		245	ps
Decrease input delay	Off		3,900		4,290		4,933		5,804	ps
to input register	On		0		0		0		0	ps
Decrease input delay	Off		1,240		1,364		1,568		1,845	ps
to output register	On		0		0		0		0	ps
Increase delay to	Off		0		0		0		0	ps
output pin	On		397		417		417		417	ps
Increase delay to	Off		0		0		0		0	ps
output enable pin	On		348		383		441		518	ps
Increase output clock	Off		0		0		0		0	ps
enable delay	Small		180		198		227		267	ps
	Large		260		286		328		386	ps
	On		260		286		328		386	ps
Increase input clock	Off		0		0		0		0	ps
enable delay	Small		180		198		227		267	ps
	Large		260		286		328		386	ps
	On		260		286		328		386	ps
Increase output	Off		0		0		0		0	ps
enable clock enable delay	Small		540		594		683		804	ps
	Large		1,016		1,118		1,285		1,512	ps
	On		1,016		1,118		1,285		1,512	ps
Increase t _{ZX} delay to	Off		0		0		0		0	ps
output pin	On		1,993		2,092		2,092		2,092	ps

Note to Table 4–109 and Table 4–110:

 The delay chain delays vary for different device densities. These timing values only apply to EP1S30 and EP1S40 devices. Reference the timing information reported by the Quartus II software for other devices.

Table 4–130. Enhanced PLL Specifications for -8 Speed Grade (Part 3 of 3)							
Symbol	Parameter	Min	Тур	Мах	Unit		
t _{LSKEW}	Clock skew between two external clock outputs driven by the same counter		±50		ps		
t _{SKEW}	Clock skew between two external clock outputs driven by the different counters with the same settings		±75		ps		
f _{SS}	Spread spectrum modulation frequency	30		150	kHz		
% spread	Percentage spread for spread spectrum frequency (10)	0.5		0.6	%		
t _{ARESET}	Minimum pulse width on areset signal	10			ns		

Notes to Tables 4–127 through 4–130:

- (1) The minimum input clock frequency to the PFD ($f_{\rm IN}/N$) must be at least 3 MHz for Stratix device enhanced PLLs.
- (2) Use this equation $(f_{OUT} = f_{IN} * ml(n \times post-scale counter))$ in conjunction with the specified f_{INPFD} and f_{VCO} ranges to determine the allowed PLL settings.
- (3) See "Maximum Input & Output Clock Rates" on page 4–76.
- (4) t_{FCOMP} can also equal 50% of the input clock period multiplied by the pre-scale divider *n* (whichever is less).
- (5) This parameter is timing analyzed by the Quartus II software because the scanclk and scandata ports can be driven by the logic array.
- (6) Actual jitter performance may vary based on the system configuration.
- (7) Total required time to reconfigure and lock is equal to t_{DLOCK} + t_{CONFIG}. If only post-scale counters and delays are changed, then t_{DLOCK} is equal to 0.
- (8) When using the spread-spectrum feature, the minimum VCO frequency is 500 MHz. The maximum VCO frequency is determined by the speed grade selected.
- (9) Lock time is a function of PLL configuration and may be significantly faster depending on bandwidth settings or feedback counter change increment.
- (10) Exact, user-controllable value depends on the PLL settings.
- (11) The LOCK circuit on Stratix PLLs does not work for industrial devices below -20C unless the PFD frequency > 200 MHz. See the Stratix FPGA Errata Sheet for more information on the PLL.

Table 4–132. Fast PLL Specifications for -7 Speed Grades (Part 2 of 2)							
Symbol	Parameter		Мах	Unit			
t _{JITTER}	Period jitter for DIFFIO clock out (6)		(5)	ps			
t _{LOCK}	Time required for PLL to acquire lock	10	100	μs			
m	Multiplication factors for <i>m</i> counter (7)	1	32	Integer			
<i>I</i> 0, <i>I</i> 1, <i>g</i> 0	Multiplication factors for I0, I1, and $g0$ counter (7), (8)	1	32	Integer			
t _{ARESET}	Minimum pulse width on areset signal	10		ns			

Table 4–133. Fast PLL Specifications for -8 Speed Grades (Part 1 of 2)							
Symbol	Parameter	Min	Max	Unit			
f _{IN}	CLKIN frequency (1), (3)	10	460	MHz			
f _{INPFD}	Input frequency to PFD	10	500	MHz			
f _{OUT}	Output frequency for internal global or regional clock (4)	9.375	420	MHz			
f _{OUT_DIFFIO}	Output frequency for external clock driven out on a differential I/O data channel	(5)	(5)	MHz			
f _{VCO}	VCO operating frequency	300	700	MHz			
t _{INDUTY}	CLKIN duty cycle	40	60	%			
t _{INJITTER}	Period jitter for CLKIN pin		±200	ps			
t _{DUTY}	Duty cycle for DFFIO 1× CLKOUT pin (6)	45	55	%			
t _{JITTER}	Period jitter for DIFFIO clock out (6)		(5)	ps			
t _{LOCK}	Time required for PLL to acquire lock	10	100	μs			
m	Multiplication factors for <i>m</i> counter (7)	1	32	Integer			
<i>I</i> 0, <i>I</i> 1, <i>g</i> 0	Multiplication factors for $I0$, $I1$, and $g0$ counter (7), (8)	1	32	Integer			

Mode 2-36 Row & Column Interface Unit Signals 2–43 Parity Bit Support 2–24 Shift Register Memory Configuration 2–26 Support 2-25 Simple Dual-Port & Single-Port Memory Configurations 2–23 IOE Stratix in DDR Input I/O Configuration 2–112 Stratix IOE in DDR Output I/O Configuration 2-114 TriMatrix Memory 2–21 True Dual-Port Memory Configuration 2–22

0

Ordering Information 5–1 Device Pin-Outs 5–1 Packaging Ordering Information 5–2 Reference & Ordering Information 5–1 Output Registers 2–64 Output Selection Multiplexer 2–64

Ρ

Packaging BGA Package Sizes 1-4 Device Speed Grades 1–5 FineLine BGA Package Sizes 1–5 PCI-X 1.0 Specifications 4–10 Phase Shifting 2–103 PLL Advanced Clear & Enable Control 2–98 Dynamically Programmable Counters & Delays in Stratix Device Enhanced PLLs 2-91 Enhanced Fast PLLs 2-81 Fast PLL 2–100 Channel Layout EP1S10, EP1S20 or EP1S25 Devices 2–138 Channel Layout EP1S30 to EP1S80 Devices 2-139

Port I/O Standards 2–102 I/O Standards Supported for Enhanced PLL Pins 2–94 Lock Detect & Programmable Gated Locked 2–98 PLL Locations 2–84 Programmable Bandwidth 2–91 Programmable Delay Chain 2–111 Programmable Duty Cycle 2–98 Reconfiguration 2–90

Т

Testing Temperature Sensing Diode 3–13 Electrical Characteristics 3–14 External 3–14 Temperature vs. Temperature-Sensing Diode Voltage 3–15 Timing DSP **Block Internal Timing** Microparameter Descriptions 4–23 Microparameters 4-29 Dual-Port RAM Timing Microparameter Waveform 4-27 External Timing in Stratix Devices 4–33 High-Speed I/O Timing 4-87 High-Speed Timing Specifications & Terminology 4-87 Internal Parameters 4–22 IOE Internal Timing Microparameter Descriptions 4-22 LE Internal Timing Microparameters 4–28 Logic Elements Internal Timing Microparameter Descriptions 4-22 Model 4–19 PLL Timing 4-94 Preliminary & Final 4–19 Stratix Device Timing Model Status 4–19 Stratix JTAG Timing Parameters & Values 3–4 TriMatrix Memory TriMatrix Memory Features 2–21