

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 1846 |
| Number of Logic Elements/Cells | 18460 |
| Total RAM Bits | 1669248 |
| Number of I/O | 361 |
| Number of Gates | - |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 484-BBGA, FCBGA |
| Supplier Device Package | 484-FBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep1s20f484c5n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

asynchronous load, and clear signals. An asynchronous clear signal takes precedence if both signals are asserted simultaneously. Each LAB supports up to two clears and one preset signal.

In addition to the clear and preset ports, Stratix devices provide a chip-wide reset pin (DEV_CLRn) that resets all registers in the device. An option set before compilation in the Quartus II software controls this pin. This chip-wide reset overrides all other control signals.

MultiTrack Interconnect

In the Stratix architecture, connections between LEs, TriMatrix memory, DSP blocks, and device I/O pins are provided by the MultiTrack interconnect structure with DirectDrive technology. The MultiTrack interconnect consists of continuous, performance-optimized routing lines of different lengths and speeds used for inter- and intra-design block connectivity. The Quartus II Compiler automatically places critical design paths on faster interconnects to improve design performance.

DirectDrive technology is a deterministic routing technology that ensures identical routing resource usage for any function regardless of placement within the device. The MultiTrack interconnect and DirectDrive technology simplify the integration stage of block-based designing by eliminating the re-optimization cycles that typically follow design changes and additions.

The MultiTrack interconnect consists of row and column interconnects that span fixed distances. A routing structure with fixed length resources for all devices allows predictable and repeatable performance when migrating through different device densities. Dedicated row interconnects route signals to and from LABs, DSP blocks, and TriMatrix memory within the same row. These row resources include:

- Direct link interconnects between LABs and adjacent blocks.
- R4 interconnects traversing four blocks to the right or left.
- R8 interconnects traversing eight blocks to the right or left.
- R24 row interconnects for high-speed access across the length of the device.

The direct link interconnect allows an LAB, DSP block, or TriMatrix memory block to drive into the local interconnect of its left and right neighbors and then back into itself. Only one side of a M-RAM block interfaces with direct link and row interconnects. This provides fast communication between adjacent LABs and/or blocks without using row interconnect resources.

The R4 interconnects span four LABs, three LABs and one M512 RAM block, two LABs and one M4K RAM block, or two LABs and one DSP block to the right or left of a source LAB. These resources are used for fast

In addition to true dual-port memory, the memory blocks support simple dual-port and single-port RAM. Simple dual-port memory supports a simultaneous read and write and can either read old data before the write occurs or just read the don't care bits. Single-port memory supports non-simultaneous reads and writes, but the q[] port will output the data once it has been written to the memory (if the outputs are not registered) or after the next rising edge of the clock (if the outputs are registered). For more information, see Chapter 2, TriMatrix Embedded Memory Blocks in Stratix & Stratix GX Devices of the *Stratix Device Handbook, Volume 2*. Figure 2–13 shows these different RAM memory port configurations for TriMatrix memory.

Figure 2–13. Simple Dual-Port & Single-Port Memory Configurations

data[] rdaddress[] wraddress[] rden wren q[] inclock outclock inclocken outclocken inaclr outaclr

Single-Port Memory (1)

Simple Dual-Port Memory



Note to Figure 2-13:

 Two single-port memory blocks can be implemented in a single M4K block as long as each of the two independent block sizes is equal to or less than half of the M4K block size.

The memory blocks also enable mixed-width data ports for reading and writing to the RAM ports in dual-port RAM configuration. For example, the memory block can be written in $\times 1$ mode at port A and read out in $\times 16$ mode from port B.




Figure 2-16. M512 RAM Block LAB Row Interface

M4K RAM Blocks

The M4K RAM block includes support for true dual-port RAM. The M4K RAM block is used to implement buffers for a wide variety of applications such as storing processor code, implementing lookup schemes, and implementing larger memory applications. Each block contains 4,608 RAM bits (including parity bits). M4K RAM blocks can be configured in the following modes:

- True dual-port RAM
- Simple dual-port RAM
- Single-port RAM
- FIFO
- ROM
- Shift register

When configured as RAM or ROM, you can use an initialization file to pre-load the memory contents.

Figure 2-17. M4K RAM Block Control Signals





Figure 2-18. M4K RAM Block LAB Row Interface




Input/Output Clock Mode

Input/output clock mode can be implemented for both the true and simple dual-port memory modes. On each of the two ports, A or B, one clock controls all registers for inputs into the memory block: data input, wren, and address. The other clock controls the block's data output registers. Each memory block port, A or B, also supports independent clock enables and asynchronous clear signals for input and output registers. Figures 2–25 and 2–26 show the memory block in input/output clock mode.

Single-Port Mode

The memory blocks also support single-port mode, used when simultaneous reads and writes are not required. See Figure 2–28. A single block in a memory block can support up to two single-port mode RAM blocks in the M4K RAM blocks if each RAM block is less than or equal to 2K bits in size.

Figure 2–28. Single-Port Mode Note (1)



Note to Figure 2-28:

(1) Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both read and write operations.




Figure 2-48. EP1S30, EP1S40, EP1S60, EP1S80 Device I/O Clock Groups

You can use the Quartus II software to control whether a clock input pin is either global, regional, or fast regional. The Quartus II software automatically selects the clocking resources if not specified.


Enhanced & Fast PLLs

Stratix devices provide robust clock management and synthesis using up to four enhanced PLLs and eight fast PLLs. These PLLs increase performance and provide advanced clock interfacing and clock-frequency synthesis. With features such as clock switchover, spread spectrum clocking, programmable bandwidth, phase and delay control, and PLL reconfiguration, the Stratix device's enhanced PLLs provide you with complete control of your clocks and system timing. The fast PLLs

Enhanced PLLs

Stratix devices contain up to four enhanced PLLs with advanced clock management features. Figure 2–52 shows a diagram of the enhanced PLL.

Figure 2-52. Stratix Enhanced PLL



Notes to Figure 2-52:

- (1) External feedback is available in PLLs 5 and 6.
- (2) This single-ended external output is available from the g0 counter for PLLs 11 and 12.
- (3) These four counters and external outputs are available in PLLs 5 and 6.
- (4) This connection is only available on EP1S40 and larger Stratix devices. For example, PLLs 5 and 11 are adjacent and PLLs 6 and 12 are adjacent. The EP1S40 device in the 780-pin FineLine BGA package does not support PLLs 11 and 12.




Figure 2–54. Dynamically Programmable Counters & Delays in Stratix Device Enhanced PLLs

PLL reconfiguration data is shifted into serial registers from the logic array or external devices. The PLL input shift data uses a reference input shift clock. Once the last bit of the serial chain is clocked in, the register chain is synchronously loaded into the PLL configuration bits. The shift circuitry also provides an asynchronous clear for the serial registers.



For more information on PLL reconfiguration, see *AN 282: Implementing PLL Reconfiguration in Stratix & Stratix GX Devices.*

Programmable Bandwidth

You have advanced control of the PLL bandwidth using the programmable control of the PLL loop characteristics, including loop filter and charge pump. The PLL's bandwidth is a measure of its ability to track the input clock and jitter. A high-bandwidth PLL can quickly lock onto a reference clock and react to any changes in the clock. It also will allow a wide band of input jitter spectrum to pass to the output. A low-bandwidth PLL will take longer to lock, but it will attenuate all high-frequency jitter components. The Quartus II software can adjust PLL characteristics to achieve the desired bandwidth. The programmable




Figure 2–64. Stratix IOE in Bidirectional I/O Configuration Note (1)

Note to Figure 2-64:

(1) All input signals to the IOE can be inverted at the IOE.

The Stratix device IOE includes programmable delays that can be activated to ensure zero hold times, input IOE register-to-logic array register transfers, or logic array-to-output IOE register transfers.

A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay. Programmable delays exist for decreasing input-pin-to-logic-array and IOE input register delays. The Quartus II Compiler can program these delays to automatically minimize setup time while providing a zero hold time. Programmable delays can increase the register-to-pin delays for output

I/O pin has an individual slew-rate control, allowing you to specify the slew rate on a pin-by-pin basis. The slew-rate control affects both the rising and falling edges.

Bus Hold

Each Stratix device I/O pin provides an optional bus-hold feature. The bus-hold circuitry can weakly hold the signal on an I/O pin at its last-driven state. Since the bus-hold feature holds the last-driven state of the pin until the next input signal is present, an external pull-up or pull-down resistor is not needed to hold a signal level when the bus is tri-stated.

Table 2–29 shows bus hold support for different pin types.

| Table 2–29. Bus Hold Support | | | | | | |
|------------------------------|----------|--|--|--|--|--|
| Pin Type | Bus Hold | | | | | |
| I/O pins | ✓ | | | | | |
| CLK[150] | | | | | | |
| CLK[0,1,2,3,8,9,10,11] | | | | | | |
| FCLK | ~ | | | | | |
| FPLL[710]CLK | | | | | | |

The bus-hold circuitry also pulls undriven pins away from the input threshold voltage where noise can cause unintended high-frequency switching. You can select this feature individually for each I/O pin. The bus-hold output drives no higher than $V_{\rm CCIO}$ to prevent overdriving signals. If the bus-hold feature is enabled, the programmable pull-up option cannot be used. Disable the bus-hold feature when using opendrain outputs with the GTL+ I/O standard or when the I/O pin has been configured for differential signals.

The bus-hold circuitry uses a resistor with a nominal resistance (R_{BH}) of approximately 7 k Ω to weakly pull the signal level to the last-driven state. See the DC & Switching Characteristics chapter of the Stratix Device Handbook, Volume 1 for the specific sustaining current driven through this resistor and overdrive current used to identify the next-driven input level. This information is provided for each V_{CCIO} voltage level.

The bus-hold circuitry is active only after configuration. When going into user mode, the bus-hold circuit captures the value on the pin present at the end of configuration.

| Table 2–32. I/O Support | by Bank (Part 2 of 2) | | |
|-------------------------|-------------------------------------|-------------------------------------|---|
| I/O Standard | Top & Bottom Banks (3, 4, 7 & 8) | Left & Right Banks (1, 2, 5 & 6) | Enhanced PLL External Clock Output Banks (9, 10, 11 & 12) |
| SSTL-3 Class II | ✓ | ✓ | ✓ |
| AGP (1× and 2×) | ✓ | | ✓ |
| CTT | ✓ | ✓ | ✓ |

Each I/O bank has its own VCCIO pins. A single device can support 1.5-, 1.8-, 2.5-, and 3.3-V interfaces; each bank can support a different standard independently. Each bank also has dedicated VREF pins to support any one of the voltage-referenced standards (such as SSTL-3) independently.

Each I/O bank can support multiple standards with the same $V_{\rm CCIO}$ for input and output pins. Each bank can support one voltage-referenced I/O standard. For example, when $V_{\rm CCIO}$ is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

Differential On-Chip Termination

Stratix devices provide differential on-chip termination (LVDS I/O standard) to reduce reflections and maintain signal integrity. Differential on-chip termination simplifies board design by minimizing the number of external termination resistors required. Termination can be placed inside the package, eliminating small stubs that can still lead to reflections. The internal termination is designed using transistors in the linear region of operation.

Stratix devices support internal differential termination with a nominal resistance value of 137.5 Ω for LVDS input receiver buffers. LVPECL signals require an external termination resistor. Figure 2–71 shows the device with differential termination.

Table 2–37 shows the number of channels that each fast PLL can clock in EP1S10, EP1S20, and EP1S25 devices. Tables 2–38 through Table 2–41 show this information for EP1S30, EP1S40, EP1S60, and EP1S80 devices.

| Table 2- | 37. EP1\$10, EP1\$20 & I | EP1S25 Device l | Differential | Channels (| Part 1 of | 2) Note (| 1) | |
|----------|--------------------------|-----------------|--------------|-----------------|-----------|------------------|----------|-------|
| | | Transmitter/ | Total | Maximum | | Center F | ast PLLs | |
| Device | Package | Receiver | Channels | Speed (Mbps) | PLL 1 | PLL 2 | PLL 3 | PLL 4 |
| EP1S10 | 484-pin FineLine BGA | Transmitter (2) | 20 | 840 (4) | 5 | 5 | 5 | 5 |
| | | | | 840 (3) | 10 | 10 | 10 | 10 |
| | | Receiver | 20 | 840 (4) | 5 | 5 | 5 | 5 |
| | | | | 840 (3) | 10 | 10 | 10 | 10 |
| | 672-pin FineLine BGA | Transmitter (2) | 36 | 624 (4) | 9 | 9 | 9 | 9 |
| | 672-pin BGA | | | 624 (3) | 18 | 18 | 18 | 18 |
| | | Receiver | 36 | 624 (4) | 9 | 9 | 9 | 9 |
| | | | | 624 (3) | 18 | 18 | 18 | 18 |
| | 780-pin FineLine BGA | Transmitter (2) | 44 | 840 (4) | 11 | 11 | 11 | 11 |
| | | | | 840 (3) | 22 | 22 | 22 | 22 |
| | | Receiver | 44 | 840 (4) | 11 | 11 | 11 | 11 |
| | | | | 840 (3) | 22 | 22 | 22 | 22 |
| EP1S20 | 484-pin FineLine BGA | Transmitter (2) | 24 | 840 (4) | 6 | 6 | 6 | 6 |
| | | | | 840 (3) | 12 | 12 | 12 | 12 |
| | | Receiver | 20 | 840 (4) | 5 | 5 | 5 | 5 |
| | | | | 840 (3) | 10 | 10 | 10 | 10 |
| | 672-pin FineLine BGA | Transmitter (2) | 48 | 624 (4) | 12 | 12 | 12 | 12 |
| | 672-pin BGA | | | 624 (3) | 24 | 24 | 24 | 24 |
| | | Receiver | 50 | 624 (4) | 13 | 12 | 12 | 13 |
| | | | | 624 (3) | 25 | 25 | 25 | 25 |
| | 780-pin FineLine BGA | Transmitter (2) | 66 | 840 (4) | 17 | 16 | 16 | 17 |
| | | | | 840 (3) | 33 | 33 | 33 | 33 |
| | | Receiver | 66 | 840 (4) | 17 | 16 | 16 | 17 |
| | | | | 840 (3) | 33 | 33 | 33 | 33 |

| Table 2-40. | EP1S60 Diffe | rential Chai | nnels (Part 2 | ? of 2) / | lote (1) | | | | | | |
|-----------------------|-----------------|-----------------------|-----------------|------------|------------------|------------|------------|---------------------------|------------|------------|--------|
| | Transmitter/ | Total | Maximum | C | Center Fast PLLs | | | Corner Fast PLLs (2), (3) | | | |
| Package | Receiver | Channels | Speed (Mbps) | PLL1 | PLL2 | PLL3 | PLL4 | PLL7 | PLL8 | PLL9 | PLL10 |
| 1,020-pin FineLine | Transmitter (4) | 80 (12) <i>(7)</i> | 840 | 12 (2) | 10 (4) | 10 (4) | 12 (2) | 20 | 20 | 20 | 20 |
| BGA | | 840 (5), (8) | 22 (6) | 22 (6) | 22 (6) | 22 (6) | 20 | 20 | 20 | 20 | |
| | Receiver | 80 (10) <i>(7)</i> | 840 | 20 | 20 | 20 | 20 | 12 (8) | 10 (10) | 10 (10) | 12 (8) |
| | | | 840 (5), (8) | 40 | 40 | 40 | 40 | 12 (8) | 10 (10) | 10 (10) | 12 (8) |
| 1,508-pin FineLine | Transmitter (4) | 80 (36) <i>(7)</i> | 840 | 12 (8) | 10 (10) | 10 (10) | 12 (8) | 20 | 20 | 20 | 20 |
| BGA | | | 840 (5),(8) | 22 (18) | 22 (18) | 22 (18) | 22 (18) | 20 | 20 | 20 | 20 |
| | Receiver | 80 (36) (7) | 840 | 20 | 20 | 20 | 20 | 12 (8) | 10 (10) | 10 (10) | 12 (8) |
| | | | 840 (5),(8) | 40 | 40 | 40 | 40 | 12 (8) | 10 (10) | 10 (10) | 12 (8) |

| Table 2-41. | Table 2–41. EP1S80 Differential Channels (Part 1 of 2) Note (1) | | | | | | | | | | | |
|-----------------------|---|--------------------------------|-------------|-----------------|-----------|-----------|-----------|-----------|-----------|-----------|---------|-------|
| | Transmitter/ | Total Channels | Maximum | C | enter F | ast PLI | _S | Corr | ner Fas | t PLLs (2 | 2), (3) | |
| Package | Receiver | | Channels | Speed (Mbps) | PLL1 | PLL2 | PLL3 | PLL4 | PLL7 | PLL8 | PLL9 | PLL10 |
| 956-pin | Transmitter | 80 (40) | 840 | 10 | 10 | 10 | 10 | 20 | 20 | 20 | 20 | |
| BGA | (4) | (7) | 840 (5),(8) | 20 | 20 | 20 | 20 | 20 | 20 | 20 | 20 | |
| | Receiver 8 | 80 | 840 | 20 | 20 | 20 | 20 | 10 | 10 | 10 | 10 | |
| | | | 840 (5),(8) | 40 | 40 | 40 | 40 | 10 | 10 | 10 | 10 | |
| 1,020-pin FineLine | • | 92 (12) <i>(</i> 7 <i>)</i> | 840 | 10 (2) | 10 (4) | 10 (4) | 10 (2) | 20 | 20 | 20 | 20 | |
| BGA | | | 840 (5),(8) | 20 (6) | 20 (6) | 20 (6) | 20 (6) | 20 | 20 | 20 | 20 | |
| | Receiver | 90 (10) (7) | 840 | 20 | 20 | 20 | 20 | 10 (2) | 10 (3) | 10 (3) | 10 (2) | |
| | | | 840 (5),(8) | 40 | 40 | 40 | 40 | 10 (2) | 10 (3) | 10 (3) | 10 (2) | |

| Symbol | Parameter | Conditions | Minimum | Maximum | Unit |
|-------------------|--|--------------------|--------------|-------------------|------|
| V _{CCIO} | Supply voltage for output buffers, 3.3-V operation | (4), (5) | 3.00 (3.135) | 3.60 (3.465) | V |
| | Supply voltage for output buffers, 2.5-V operation | (4) | 2.375 | 2.625 | ٧ |
| | Supply voltage for output buffers, 1.8-V operation | (4) | 1.71 | 1.89 | ٧ |
| | Supply voltage for output buffers, 1.5-V operation | (4) | 1.4 | 1.6 | ٧ |
| VI | Input voltage | (3), (6) | -0.5 | 4.0 | V |
| V _O | Output voltage | | 0 | V _{CCIO} | V |
| TJ | Operating junction | For commercial use | 0 | 85 | °C |
| | temperature | For industrial use | -40 | 100 | °C |

| Table 4–3 | . Stratix Device DC 0 | perating Conditions Note (7 | (Part 1 of 2) | | | |
|------------------|---|--|---------------|---------|---------|------|
| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Unit |
| I _I | Input pin leakage current | $V_I = V_{CCIOmax}$ to 0 V (8) | -10 | | 10 | μА |
| I _{OZ} | Tri-stated I/O pin leakage current | V _O = V _{CCIOmax} to 0 V (8) | -10 | | 10 | μА |
| I _{CC0} | V _{CC} supply current (standby) (All memory blocks in power-down mode) | V _I = ground, no load, no toggling inputs | | | | mA |
| | | EP1S10. V _I = ground, no load, no toggling inputs | | 37 | | mA |
| | | EP1S20. V _I = ground, no load, no toggling inputs | | 65 | | mA |
| | | EP1S25. V _I = ground, no load, no toggling inputs | | 90 | | mA |
| | | EP1S30. V _I = ground, no load, no toggling inputs | | 114 | | mA |
| | | EP1S40. V _I = ground, no load, no toggling inputs | | 145 | | mA |
| | | EP1S60. V _I = ground, no load, no toggling inputs | | 200 | | mA |
| | | EP1S80. V _I = ground, no load, no toggling inputs | | 277 | | mA |

| Table 4-25. | Table 4–25. 3.3-V AGP 1× Specifications (Part 2 of 2) | | | | | | | | | |
|-----------------|---|-----------------------------|-----------------------|---------|-------------------------|------|--|--|--|--|
| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Unit | | | | |
| V_{OH} | High-level output voltage | $I_{OUT} = -0.5 \text{ mA}$ | $0.9 \times V_{CCIO}$ | | 3.6 | V | | | | |
| V _{OL} | Low-level output voltage | I _{OUT} = 1.5 mA | | | 0.1 × V _{CCIO} | V | | | | |

| Table 4-26 | . 1.5-V HSTL Class I Specific | cations | | | | |
|----------------------|-------------------------------|-------------------------------|-------------------------|---------|------------------------|------|
| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Unit |
| V _{CCIO} | Output supply voltage | | 1.4 | 1.5 | 1.6 | V |
| V _{REF} | Input reference voltage | | 0.68 | 0.75 | 0.9 | V |
| V _{TT} | Termination voltage | | 0.7 | 0.75 | 0.8 | V |
| V _{IH} (DC) | DC high-level input voltage | | V _{REF} + 0.1 | | | V |
| V _{IL} (DC) | DC low-level input voltage | | -0.3 | | V _{REF} – 0.1 | V |
| V _{IH} (AC) | AC high-level input voltage | | V _{REF} + 0.2 | | | V |
| V _{IL} (AC) | AC low-level input voltage | | | | V _{REF} - 0.2 | V |
| V _{OH} | High-level output voltage | $I_{OH} = -8 \text{ mA } (3)$ | V _{CCIO} - 0.4 | | | V |
| V _{OL} | Low-level output voltage | I _{OL} = 8 mA (3) | | | 0.4 | V |

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Unit |
|----------------------|-----------------------------|--------------------------------|-------------------------|---------|------------------------|------|
| V _{CCIO} | Output supply voltage | | 1.4 | 1.5 | 1.6 | V |
| V _{REF} | Input reference voltage | | 0.68 | 0.75 | 0.9 | V |
| V _{TT} | Termination voltage | | 0.7 | 0.75 | 0.8 | V |
| V _{IH} (DC) | DC high-level input voltage | | V _{REF} + 0.1 | | | V |
| V _{IL} (DC) | DC low-level input voltage | | -0.3 | | V _{REF} – 0.1 | V |
| V _{IH} (AC) | AC high-level input voltage | | V _{REF} + 0.2 | | | V |
| V _{IL} (AC) | AC low-level input voltage | | | | V _{REF} - 0.2 | V |
| V _{OH} | High-level output voltage | $I_{OH} = -16 \text{ mA } (3)$ | V _{CCIO} - 0.4 | | | V |
| V _{OL} | Low-level output voltage | $I_{OL} = 16 \text{ mA } (3)$ | | | 0.4 | V |

| Parameter | -5 Speed Grade | | -6 Speed Grade | | -7 Speed Grade | | -8 Speed Grade | | 11 |
|-----------------------|----------------|-------|----------------|-------|----------------|-------|----------------|-----|------|
| 1 arameter | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| t _{INSU} | 0.884 | | 0.976 | | 1.118 | | NA | | ns |
| t _{INH} | 0.000 | | 0.000 | | 0.000 | | NA | | ns |
| t _{outco} | 3.267 | 6.274 | 3.267 | 6.721 | 3.267 | 7.415 | NA | NA | ns |
| t _{XZ} | 3.207 | 6.148 | 3.207 | 6.589 | 3.207 | 7.291 | NA | NA | ns |
| t _{ZX} | 3.207 | 6.148 | 3.207 | 6.589 | 3.207 | 7.291 | NA | NA | ns |
| t _{INSUPLL} | 0.506 | | 0.656 | | 0.838 | | NA | | ns |
| t _{INHPLL} | 0.000 | | 0.000 | | 0.000 | | NA | | ns |
| t _{OUTCOPLL} | 1.635 | 2.805 | 1.635 | 2.809 | 1.635 | 2.828 | NA | NA | ns |
| t _{XZPLL} | 1.575 | 2.679 | 1.575 | 2.677 | 1.575 | 2.704 | NA | NA | ns |
| t _{ZXPLL} | 1.575 | 2.679 | 1.575 | 2.677 | 1.575 | 2.704 | NA | NA | ns |

| Table 4–94. EP1S80 External I/O Timing on Row Pins Using Fast Regional Clock Networks Note (1) | | | | | | | | | | | | |
|--|----------------|-------|----------------|-------|---------|---------|---------|------|----|--|--|--|
| Parameter | -5 Speed Grade | | -6 Speed Grade | | -7 Spee | d Grade | -8 Spee | Unit | | | | |
| | Min | Max | Min | Max | Min | Max | Min | Max | | | | |
| t _{INSU} | 2.792 | | 2.993 | | 3.386 | | NA | | ns | | | |
| t _{INH} | 0.000 | | 0.000 | | 0.000 | | NA | | ns | | | |
| t _{outco} | 2.619 | 5.235 | 2.619 | 5.609 | 2.619 | 6.086 | NA | NA | ns | | | |
| t _{XZ} | 2.646 | 5.289 | 2.646 | 5.665 | 2.646 | 6.154 | NA | NA | ns | | | |
| t _{ZX} | 2.646 | 5.289 | 2.646 | 5.665 | 2.646 | 6.154 | NA | NA | ns | | | |

Table 4–101. Reporting Methodology For Maximum Timing For Single-Ended Output Pins (Part 2 of 2) Notes (1), (2), (3)

| 1/2.01 | | Measurement Point | | | | | | |
|------------------------|-------------|----------------------|----------------|---------------------------|--------------------------|------------|------------------------|-------------------|
| I/O Standard | R_{UP} | R_{DN} | R _S | \mathbf{R}_{T} Ω | V _{CCIO} (V) | VTT (V) | C _L (pF) | V _{MEAS} |
| 3.3-V SSTL-3 Class I | - | - | 25 | 50 | 2.950 | 1.250 | 30 | 1.250 |
| 2.5-V SSTL-2 Class II | - | - | 25 | 25 | 2.370 | 1.110 | 30 | 1.110 |
| 2.5-V SSTL-2 Class I | - | - | 25 | 50 | 2.370 | 1.110 | 30 | 1.110 |
| 1.8-V SSTL-18 Class II | - | - | 25 | 25 | 1.650 | 0.760 | 30 | 0.760 |
| 1.8-V SSTL-18 Class I | - | - | 25 | 50 | 1.650 | 0.760 | 30 | 0.760 |
| 1.5-V HSTL Class II | - | - | 0 | 25 | 1.400 | 0.700 | 20 | 0.680 |
| 1.5-V HSTL Class I | - | - | 0 | 50 | 1.400 | 0.700 | 20 | 0.680 |
| 1.8-V HSTL Class II | - | - | 0 | 25 | 1.650 | 0.700 | 20 | 0.880 |
| 1.8-V HSTL Class I | - | - | 0 | 50 | 1.650 | 0.700 | 20 | 0.880 |
| 3.3-V PCI (4) | -/25 | 25/– | 0 | - | 2.950 | 2.950 | 10 | 0.841/1.814 |
| 3.3-V PCI-X 1.0 (4) | -/25 | 25/– | 0 | _ | 2.950 | 2.950 | 10 | 0.841/1.814 |
| 3.3-V Compact PCI (4) | -/25 | 25/– | 0 | - | 2.950 | 2.950 | 10 | 0.841/1.814 |
| 3.3-V AGP 1X (4) | -/25 | 25/– | 0 | _ | 2.950 | 2.950 | 10 | 0.841/1.814 |
| 3.3-V CTT | _ | - | 25 | 50 | 2.050 | 1.350 | 30 | 1.350 |

Notes to Table 4–101:

- (1) Input measurement point at internal node is $0.5 \times V_{CCINT}$.
- (2) Output measuring point for data is V_{MEAS}.
- (3) Input stimulus edge rate is 0 to V_{CCINT} in 0.5 ns (internal signal) from the driver preceding the IO buffer.
- (4) The first value is for output rising edge and the second value is for output falling edge. The hyphen (-) indicates infinite resistance or disconnection.

| Table 4–107. Stratix I/O Standard Output Delay Adders for Slow Slew Rate on Column Pins (Part 2 of 2 | | | | | | | | | | | | | |
|--|---------------------|----------------|--------|---------|----------|---------|---------|---------|--------|------|--|--|--|
| Parameter | | -5 Speed Grade | | -6 Spee | ed Grade | -7 Spee | d Grade | -8 Spee | | | | | |
| | | Min Max | | Min | Max | Min | Max | Min | Max | Unit | | | |
| 3.3-V LVTTL | 4 mA | | 1,822 | | 1,913 | | 1,913 | | 1,913 | ps | | | |
| | 8 mA | | 1,586 | | 1,665 | | 1,665 | | 1,665 | ps | | | |
| | 12 mA | | 686 | | 720 | | 720 | | 720 | ps | | | |
| | 16 mA | | 630 | | 662 | | 662 | | 662 | ps | | | |
| | 24 mA | | 0 | | 0 | | 0 | | 0 | ps | | | |
| 2.5-V LVTTL | 2 mA | | 2,925 | | 3,071 | | 3,071 | | 3,071 | ps | | | |
| | 8 mA | | 1,496 | | 1,571 | | 1,571 | | 1,571 | ps | | | |
| | 12 mA | | 937 | | 984 | | 984 | | 984 | ps | | | |
| | 16 mA | | 1,003 | | 1,053 | | 1,053 | | 1,053 | ps | | | |
| 1.8-V LVTTL | 2 mA | | 7,101 | | 7,456 | | 7,456 | | 7,456 | ps | | | |
| | 8 mA | | 3,620 | | 3,801 | | 3,801 | | 3,801 | ps | | | |
| | 12 mA | | 3,109 | | 3,265 | | 3,265 | | 3,265 | ps | | | |
| 1.5-V LVTTL | 2 mA | | 10,941 | | 11,488 | | 11,488 | | 11,488 | ps | | | |
| | 4 mA | | 7,431 | | 7,803 | | 7,803 | | 7,803 | ps | | | |
| | 8 mA | | 5,990 | | 6,290 | | 6,290 | | 6,290 | ps | | | |
| GTL | | | -959 | | -1,007 | | -1,007 | | -1,007 | ps | | | |
| GTL+ | | | -438 | | -460 | | -460 | | -460 | ps | | | |
| 3.3-V PCI | | | 660 | | 693 | | 693 | | 693 | ps | | | |
| 3.3-V PCI-X 1.0 |) | | 660 | | 693 | | 693 | | 693 | ps | | | |
| Compact PCI | | | 660 | | 693 | | 693 | | 693 | ps | | | |
| AGP 1× | | | 660 | | 693 | | 693 | | 693 | ps | | | |
| AGP 2× | | | 288 | | 303 | | 303 | | 303 | ps | | | |
| CTT | | | 631 | | 663 | | 663 | | 663 | ps | | | |
| SSTL-3 Class I | | | 301 | | 316 | | 316 | | 316 | ps | | | |
| SSTL-3 Class II | | | -359 | | -377 | | -377 | | -377 | ps | | | |
| SSTL-2 Class I | | | 523 | | 549 | | 549 | | 549 | ps | | | |
| SSTL-2 Class II | | | -49 | | -51 | | -51 | | -51 | ps | | | |
| SSTL-18 Class I | | | 2,315 | | 2,431 | | 2,431 | | 2,431 | ps | | | |
| SSTL-18 Class II | | | 723 | | 759 | | 759 | | 759 | ps | | | |
| 1.5-V HSTL Class I | | | 1,687 | | 1,771 | | 1,771 | | 1,771 | ps | | | |
| 1.5-V HSTL Cla | 1.5-V HSTL Class II | | 1,095 | | 1,150 | | 1,150 | | 1,150 | ps | | | |
| 1.8-V HSTL Cla | ass I | | 599 | | 629 | | 678 | | 744 | ps | | | |
| 1.8-V HSTL Cla | ass II | | 87 | | 102 | | 102 | | 102 | ps | | | |

| Symbol | Conditions | -5 Speed Grade | | | -6 Speed Grade | | | -7 Speed Grade | | | -8 Speed Grade | | | |
|---|---|----------------|-----|-----|----------------|-----|-----|----------------|-----|-----|----------------|-----|-----|------|
| | | Min | Тур | Max | Unit |
| SW | PCML (<i>J</i> = 4, 7, 8, 10) | 750 | | | 750 | | | 800 | | | 800 | | | ps |
| | PCML (<i>J</i> = 2) | 900 | | | 900 | | | 1,200 | | | 1,200 | | | ps |
| | PCML (<i>J</i> = 1) | 1,500 | | | 1,500 | | | 1,700 | | | 1,700 | | | ps |
| | LVDS and LVPECL (J = 1) | 500 | | | 500 | | | 550 | | | 550 | | | ps |
| | LVDS, LVPECL, HyperTransport technology (<i>J</i> = 2 through 10) | 440 | | | 440 | | | 500 | | | 500 | | | ps |
| Input jitter tolerance (peak-to-peak) | All | | | 250 | | | 250 | | | 250 | | | 250 | ps |
| Output jitter (peak-to-peak) | All | | | 160 | | | 160 | | | 200 | | | 200 | ps |
| Output t _{RISE} | LVDS | 80 | 110 | 120 | 80 | 110 | 120 | 80 | 110 | 120 | 80 | 110 | 120 | ps |
| | HyperTransport technology | 110 | 170 | 200 | 110 | 170 | 200 | 120 | 170 | 200 | 120 | 170 | 200 | ps |
| | LVPECL | 90 | 130 | 150 | 90 | 130 | 150 | 100 | 135 | 150 | 100 | 135 | 150 | ps |
| | PCML | 80 | 110 | 135 | 80 | 110 | 135 | 80 | 110 | 135 | 80 | 110 | 135 | ps |
| Output t _{FALL} | LVDS | 80 | 110 | 120 | 80 | 110 | 120 | 80 | 110 | 120 | 80 | 110 | 120 | ps |
| | HyperTransport technology | 110 | 170 | 200 | 110 | 170 | 200 | 110 | 170 | 200 | 110 | 170 | 200 | ps |
| | LVPECL | 90 | 130 | 160 | 90 | 130 | 160 | 100 | 135 | 160 | 100 | 135 | 160 | ps |
| | PCML | 105 | 140 | 175 | 105 | 140 | 175 | 110 | 145 | 175 | 110 | 145 | 175 | ps |

High-Speed I/O Specification