



Welcome to E-XFL.COM

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------|
| Product Status | Obsolete |
| Number of LABs/CLBs | 1846 |
| Number of Logic Elements/Cells | 18460 |
| Total RAM Bits | 1669248 |
| Number of I/O | 426 |
| Number of Gates | - |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 672-BBGA |
| Supplier Device Package | 672-FBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep1s20f672i7 |



Section I. Stratix Device Family Data Sheet

This section provides the data sheet specifications for Stratix® devices. They contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference to power consumption, and ordering information for Stratix devices.


This section contains the following chapters:

- [Chapter 1, Introduction](#)
- [Chapter 2, Stratix Architecture](#)
- [Chapter 3, Configuration & Testing](#)
- [Chapter 4, DC & Switching Characteristics](#)
- [Chapter 5, Reference & Ordering Information](#)

Revision History The table below shows the revision history for [Chapters 1](#) through [5](#).

| Chapter | Date/Version | Changes Made |
|---------|----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1 | July 2005, v3.2 | ● Minor content changes. |
| | September 2004, v3.1 | ● Updated Table 1–6 on page 1–5 . |
| | April 2004, v3.0 | ● Main section page numbers changed on first page. ● Changed PCI-X to PCI-X 1.0 in “Features” on page 1–2 . ● Global change from SignalTap to SignalTap II. ● The DSP blocks in “Features” on page 1–2 provide dedicated implementation of multipliers that are now “faster than 300 MHz.” |
| | January 2004, v2.2 | ● Updated -5 speed grade device information in Table 1-6. |
| | October 2003, v2.1 | ● Add -8 speed grade device information. |
| | July 2003, v2.0 | ● Format changes throughout chapter. |

Figure 2–20. EP1S60 Device with M-RAM Interface Locations *Note (1)*



Note to Figure 2–20:

(1) Device shown is an EP1S60 device. The number and position of M-RAM blocks varies in other devices.

The M-RAM block local interconnect is driven by the R4, R8, C4, C8, and direct link interconnects from adjacent LABs. For independent M-RAM blocks, up to 10 direct link address and control signal input connections to the M-RAM block are possible from the left adjacent LABs for M-RAM

Figure 2-22. M-RAM Row Unit Interface to Interconnect




Table 2–12 shows the input and output data signal connections for the column units (B1 to B6 and A1 to A6). It also shows the address and control signal input connections to the row units (R1 to R11).

| Unit Interface Block | Input Signals | Output Signals |
|-----------------------------|----------------------------------------------|-----------------------|
| R1 | addressa[7..0] | |
| R2 | addressa[15..8] | |
| R3 | byte_enable_a[7..0] renwe_a | |
| R4 | - | |
| R5 | - | |
| R6 | clock_a clocken_a clock_b clocken_b | |
| R7 | - | |
| R8 | - | |
| R9 | byte_enable_b[7..0] renwe_b | |
| R10 | addressb[15..8] | |
| R11 | addressb[7..0] | |
| B1 | datain_b[71..60] | dataout_b[71..60] |
| B2 | datain_b[59..48] | dataout_b[59..48] |
| B3 | datain_b[47..36] | dataout_b[47..36] |
| B4 | datain_b[35..24] | dataout_b[35..24] |
| B5 | datain_b[23..12] | dataout_b[23..12] |
| B6 | datain_b[11..0] | dataout_b[11..0] |
| A1 | datain_a[71..60] | dataout_a[71..60] |
| A2 | datain_a[59..48] | dataout_a[59..48] |
| A3 | datain_a[47..36] | dataout_a[47..36] |
| A4 | datain_a[35..24] | dataout_a[35..24] |
| A5 | datain_a[23..12] | dataout_a[23..12] |
| A6 | datain_a[11..0] | dataout_a[11..0] |

Digital Signal Processing Block

The most commonly used DSP functions are finite impulse response (FIR) filters, complex FIR filters, infinite impulse response (IIR) filters, fast Fourier transform (FFT) functions, direct cosine transform (DCT) functions, and correlators. All of these blocks have the same fundamental building block: the multiplier. Additionally, some applications need specialized operations such as multiply-add and multiply-accumulate operations. Stratix devices provide DSP blocks to meet the arithmetic requirements of these functions.

Each Stratix device has two columns of DSP blocks to efficiently implement DSP functions faster than LE-based implementations. Larger Stratix devices have more DSP blocks per column (see [Table 2-13](#)). Each DSP block can be configured to support up to:

- Eight 9×9 -bit multipliers
- Four 18×18 -bit multipliers
- One 36×36 -bit multiplier

As indicated, the Stratix DSP block can support one 36×36 -bit multiplier in a single DSP block. This is true for any matched sign multiplications (either unsigned by unsigned or signed by signed), but the capabilities for dynamic and mixed sign multiplications are handled differently. The following list provides the largest functions that can fit into a single DSP block.

- 36×36 -bit unsigned by unsigned multiplication
- 36×36 -bit signed by signed multiplication
- 35×36 -bit unsigned by signed multiplication
- 36×35 -bit signed by unsigned multiplication
- 36×35 -bit signed by dynamic sign multiplication
- 35×36 -bit dynamic sign by signed multiplication
- 35×36 -bit unsigned by dynamic sign multiplication
- 36×35 -bit dynamic sign by unsigned multiplication
- 35×35 -bit dynamic sign multiplication when the sign controls for each operand are different
- 36×36 -bit dynamic sign multiplication when the same sign control is used for both operands



This list only shows functions that can fit into a single DSP block. Multiple DSP blocks can support larger multiplication functions.

[Figure 2-29](#) shows one of the columns with surrounding LAB rows.


single DSP block can implement two sums or differences from two 18×18 -bit multipliers each or four sums or differences from two 9×9 -bit multipliers each.

You can use the two-multipliers adder mode for complex multiplications, which are written as:

$$(a + jb) \times (c + jd) = [(a \times c) - (b \times d)] + j \times [(a \times d) + (b \times c)]$$


The two-multipliers adder mode allows a single DSP block to calculate the real part $[(a \times c) - (b \times d)]$ using one subtractor and the imaginary part $[(a \times d) + (b \times c)]$ using one adder, for data widths up to 18 bits. Two complex multiplications are possible for data widths up to 9 bits using four adder/subtractor/accumulator blocks. Figure 2-38 shows an 18-bit two-multipliers adder.

Figure 2-38. Two-Multipliers Adder Mode Implementing Complex Multiply



Four-Multipliers Adder Mode

In the four-multipliers adder mode, the DSP block adds the results of two first-stage adder/subtractor blocks. One sum of four 18×18 -bit multipliers or two different sums of two sets of four 9×9 -bit multipliers can be implemented in a single DSP block. The product width for each multiplier must be the same size. The four-multipliers adder mode is useful for FIR filter applications. Figure 2-39 shows the four multipliers adder mode.

Figure 2–42. Global Clocking Note (1)**Note to Figure 2–42:**


- (1) The corner fast PLLs can also be driven through the global or regional clock networks. The global or regional clock input to the fast PLL can be driven by an output from another PLL, a pin-driven global or regional clock, or internally-generated global signals.

Regional Clock Network

There are four regional clock networks within each quadrant of the Stratix device that are driven by the same dedicated $CLK[15..0]$ input pins or from PLL outputs. From a top view of the silicon, $RCLK[0..3]$ are in the top left quadrant, $RCLK[8..11]$ are in the top-right quadrant, $RCLK[4..7]$ are in the bottom-left quadrant, and $RCLK[12..15]$ are in the bottom-right quadrant. The regional clock networks only pertain to the quadrant they drive into. The regional clock networks provide the lowest clock delay and skew for logic contained within a single quadrant. $RCLK$ cannot be driven by internal logic. The CLK clock pins symmetrically drive the $RCLK$ networks within a particular quadrant, as shown in Figure 2–43. See Figures 2–50 and 2–51 for $RCLK$ connections from PLLs and CLK pins.

Figure 2–50 shows the global and regional clocking from the PLL outputs and the CLK pins.

Figure 2–50. Global & Regional Clock Connections from Side Pins & Fast PLL Outputs Note (1), (2)



Notes to Figure 2–50:

- (1) PLLs 1 to 4 and 7 to 10 are fast PLLs. PLLs 5, 6, 11, and 12 are enhanced PLLs.
- (2) The global or regional clocks in a fast PLL's quadrant can drive the fast PLL input. A pin or other PLL must drive the global or regional source. The source cannot be driven by internally generated logic before driving the fast PLL.

Figure 2–51 shows the global and regional clocking from enhanced PLL outputs and top CLK pins.

While in the factory configuration, the factory-configuration logic performs the following operations:

- Loads a remote update-control register to determine the page address of the new application configuration
- Determines whether to enable a user watchdog timer for the application configuration
- Determines what the watchdog timer setting should be if it is enabled

The user watchdog timer is a counter that must be continually reset within a specific amount of time in the user mode of an application configuration to ensure that valid configuration occurred during a remote update. Only valid application configurations designed for remote update can reset the user watchdog timer in user mode. If a valid application configuration does not reset the user watchdog timer in a specific amount of time, the timer updates a status register and loads the factory configuration. The user watchdog timer is automatically disabled for factory configurations.

If an error occurs in loading the application configuration, the configuration logic writes a status register to specify the cause of the error. Once this occurs, the Stratix device automatically loads the factory configuration, which reads the status register and determines the reason for reconfiguration. Based on the reason, the factory configuration will take appropriate steps and will write the remote update control register to specify the next application configuration page to be loaded.

When the Stratix device successfully loads the application configuration, it enters into user mode. The Stratix device then executes the main application of the user. Intellectual property (IP), such as a Nios® (16-bit ISA) and Nios® II (32-bit ISA) embedded processors, can help the Stratix device determine when remote update is coming. The Nios embedded processor or user logic receives incoming data, writes it to the configuration device, and loads the factory configuration. The factory configuration will read the remote update status register and determine the valid application configuration to load. [Figure 3-2](#) shows the Stratix remote update. [Figure 3-3](#) shows the transition diagram for remote update mode.

Table 4–20. SSTL-2 Class I Specifications

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Unit |
|---------------------|-----------------------------|----------------------------------|-------------------------|------------------|-------------------------|------|
| V _{CCIO} | Output supply voltage | | 2.375 | 2.5 | 2.625 | V |
| V _{TT} | Termination voltage | | V _{REF} – 0.04 | V _{REF} | V _{REF} + 0.04 | V |
| V _{REF} | Reference voltage | | 1.15 | 1.25 | 1.35 | V |
| V _{IH(DC)} | High-level DC input voltage | | V _{REF} + 0.18 | | 3.0 | V |
| V _{IL(DC)} | Low-level DC input voltage | | –0.3 | | V _{REF} – 0.18 | V |
| V _{IH(AC)} | High-level AC input voltage | | V _{REF} + 0.35 | | | V |
| V _{IL(AC)} | Low-level AC input voltage | | | | V _{REF} – 0.35 | V |
| V _{OH} | High-level output voltage | I _{OH} = –8.1 mA (3) | V _{TT} + 0.57 | | | V |
| V _{OL} | Low-level output voltage | I _{OL} = 8.1 mA (3) | | | V _{TT} – 0.57 | V |

Table 4–21. SSTL-2 Class II Specifications

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Unit |
|---------------------|-----------------------------|-----------------------------------|-------------------------|------------------|-------------------------|------|
| V _{CCIO} | Output supply voltage | | 2.375 | 2.5 | 2.625 | V |
| V _{TT} | Termination voltage | | V _{REF} – 0.04 | V _{REF} | V _{REF} + 0.04 | V |
| V _{REF} | Reference voltage | | 1.15 | 1.25 | 1.35 | V |
| V _{IH(DC)} | High-level DC input voltage | | V _{REF} + 0.18 | | V _{CCIO} + 0.3 | V |
| V _{IL(DC)} | Low-level DC input voltage | | –0.3 | | V _{REF} – 0.18 | V |
| V _{IH(AC)} | High-level AC input voltage | | V _{REF} + 0.35 | | | V |
| V _{IL(AC)} | Low-level AC input voltage | | | | V _{REF} – 0.35 | V |
| V _{OH} | High-level output voltage | I _{OH} = –16.4 mA (3) | V _{TT} + 0.76 | | | V |
| V _{OL} | Low-level output voltage | I _{OL} = 16.4 mA (3) | | | V _{TT} – 0.76 | V |

Table 4–22. SSTL-3 Class I Specifications (Part 1 of 2)

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Unit |
|---------------------|-----------------------------|------------|-------------------------|------------------|-------------------------|------|
| V _{CCIO} | Output supply voltage | | 3.0 | 3.3 | 3.6 | V |
| V _{TT} | Termination voltage | | V _{REF} – 0.05 | V _{REF} | V _{REF} + 0.05 | V |
| V _{REF} | Reference voltage | | 1.3 | 1.5 | 1.7 | V |
| V _{IH(DC)} | High-level DC input voltage | | V _{REF} + 0.2 | | V _{CCIO} + 0.3 | V |
| V _{IL(DC)} | Low-level DC input voltage | | –0.3 | | V _{REF} – 0.2 | V |
| V _{IH(AC)} | High-level AC input voltage | | V _{REF} + 0.4 | | | V |

Table 4–25. 3.3-V AGP 1× Specifications (Part 2 of 2)

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Unit |
|-----------------|---------------------------|----------------------------|-------------------------|---------|-------------------------|------|
| V _{OH} | High-level output voltage | I _{OUT} = –0.5 mA | 0.9 × V _{CCIO} | | 3.6 | V |
| V _{OL} | Low-level output voltage | I _{OUT} = 1.5 mA | | | 0.1 × V _{CCIO} | V |

Table 4–26. 1.5-V HSTL Class I Specifications

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Unit |
|----------------------|-----------------------------|-----------------------------|-------------------------|---------|------------------------|------|
| V _{CCIO} | Output supply voltage | | 1.4 | 1.5 | 1.6 | V |
| V _{REF} | Input reference voltage | | 0.68 | 0.75 | 0.9 | V |
| V _{TT} | Termination voltage | | 0.7 | 0.75 | 0.8 | V |
| V _{IH} (DC) | DC high-level input voltage | | V _{REF} + 0.1 | | | V |
| V _{IL} (DC) | DC low-level input voltage | | –0.3 | | V _{REF} – 0.1 | V |
| V _{IH} (AC) | AC high-level input voltage | | V _{REF} + 0.2 | | | V |
| V _{IL} (AC) | AC low-level input voltage | | | | V _{REF} – 0.2 | V |
| V _{OH} | High-level output voltage | I _{OH} = –8 mA (3) | V _{CCIO} – 0.4 | | | V |
| V _{OL} | Low-level output voltage | I _{OL} = 8 mA (3) | | | 0.4 | V |

Table 4–27. 1.5-V HSTL Class II Specifications

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Unit |
|----------------------|-----------------------------|------------------------------|-------------------------|---------|------------------------|------|
| V _{CCIO} | Output supply voltage | | 1.4 | 1.5 | 1.6 | V |
| V _{REF} | Input reference voltage | | 0.68 | 0.75 | 0.9 | V |
| V _{TT} | Termination voltage | | 0.7 | 0.75 | 0.8 | V |
| V _{IH} (DC) | DC high-level input voltage | | V _{REF} + 0.1 | | | V |
| V _{IL} (DC) | DC low-level input voltage | | –0.3 | | V _{REF} – 0.1 | V |
| V _{IH} (AC) | AC high-level input voltage | | V _{REF} + 0.2 | | | V |
| V _{IL} (AC) | AC low-level input voltage | | | | V _{REF} – 0.2 | V |
| V _{OH} | High-level output voltage | I _{OH} = –16 mA (3) | V _{CCIO} – 0.4 | | | V |
| V _{OL} | Low-level output voltage | I _{OL} = 16 mA (3) | | | 0.4 | V |

Table 4–39. DSP Block Internal Timing Microparameter Descriptions

| Symbol | Parameter |
|-----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| t_{SU} | Input, pipeline, and output register setup time before clock |
| t_H | Input, pipeline, and output register hold time after clock |
| t_{CO} | Input, pipeline, and output register clock-to-output delay |
| $t_{INREG2PIPE9}$ | Input Register to DSP Block pipeline register in 9×9 -bit mode |
| $t_{INREG2PIPE18}$ | Input Register to DSP Block pipeline register in 18×18 -bit mode |
| $t_{PIPE2OUTREG2ADD}$ | DSP Block Pipeline Register to output register delay in Two-Multipliers Adder mode |
| $t_{PIPE2OUTREG4ADD}$ | DSP Block Pipeline Register to output register delay in Four-Multipliers Adder mode |
| t_{PD9} | Combinatorial input to output delay for 9×9 |
| t_{PD18} | Combinatorial input to output delay for 18×18 |
| t_{PD36} | Combinatorial input to output delay for 36×36 |
| t_{CLR} | Minimum clear pulse width |
| t_{CLKHL} | Register minimum clock high or low time. This is a limit on the min time for the clock on the registers in these blocks. The actual performance is dependent upon the internal point-to-point delays in the blocks and may give slower performance as shown in Table 4–36 on page 4–20 and as reported by the timing analyzer in the Quartus II software. |

Table 4–45. IOE Internal TSU Microparameter by Device Density (Part 2 of 2)

| Device | Symbol | -5 | | -6 | | -7 | | -8 | | Unit |
|--------|-------------|-----|-----|-----|-----|-----|-----|-----|-----|------|
| | | Min | Max | Min | Max | Min | Max | Min | Max | |
| EP1S40 | t_{SU_R} | 76 | | 80 | | 80 | | 80 | | ps |
| | t_{SU_C} | 376 | | 380 | | 380 | | 380 | | ps |
| EP1S60 | t_{SU_R} | 276 | | 280 | | 280 | | 280 | | ps |
| | t_{SU_C} | 276 | | 280 | | 280 | | 280 | | ps |
| EP1S80 | t_{SU_R} | 426 | | 430 | | 430 | | 430 | | ps |
| | t_{SU_C} | 76 | | 80 | | 80 | | 80 | | ps |

Table 4–46. IOE Internal Timing Microparameters

| Symbol | -5 | | -6 | | -7 | | -8 | | Unit |
|----------------------|-------|-------|-------|-------|-------|-------|-------|-------|------|
| | Min | Max | Min | Max | Min | Max | Min | Max | |
| t_H | 68 | | 71 | | 82 | | 96 | | ps |
| t_{CO_R} | | 171 | | 179 | | 206 | | 242 | ps |
| t_{CO_C} | | 171 | | 179 | | 206 | | 242 | ps |
| $t_{PIN2COMBOUT_R}$ | | 1,234 | | 1,295 | | 1,490 | | 1,753 | ps |
| $t_{PIN2COMBOUT_C}$ | | 1,087 | | 1,141 | | 1,312 | | 1,544 | ps |
| $t_{COMBIN2PIN_R}$ | | 3,894 | | 4,089 | | 4,089 | | 4,089 | ps |
| $t_{COMBIN2PIN_C}$ | | 4,299 | | 4,494 | | 4,494 | | 4,494 | ps |
| t_{CLR} | 276 | | 289 | | 333 | | 392 | | ps |
| t_{PRE} | 260 | | 273 | | 313 | | 369 | | ps |
| t_{CLKHL} | 1,000 | | 1,111 | | 1,190 | | 1,400 | | ps |

Table 4–47. DSP Block Internal Timing Microparameters (Part 1 of 2)

| Symbol | -5 | | -6 | | -7 | | -8 | | Unit |
|-------------------|-----|-------|-----|-------|-----|-------|-----|-------|------|
| | Min | Max | Min | Max | Min | Max | Min | Max | |
| t_{SU} | 0 | | 0 | | 0 | | 0 | | ps |
| t_H | 67 | | 75 | | 86 | | 101 | | ps |
| t_{CO} | | 142 | | 158 | | 181 | | 214 | ps |
| $t_{NREG2PIPE9}$ | | 2,613 | | 2,982 | | 3,429 | | 4,035 | ps |
| $t_{NREG2PIPE18}$ | | 3,390 | | 3,993 | | 4,591 | | 5,402 | ps |

Tables 4–73 through 4–78 show the external timing parameters on column and row pins for EP1S30 devices.

Table 4–73. EP1S30 External I/O Timing on Column Pins Using Fast Regional Clock Networks

| Parameter | -5 Speed Grade | | -6 Speed Grade | | -7 Speed Grade | | -8 Speed Grade | | Unit |
|-------------|----------------|-------|----------------|-------|----------------|-------|----------------|-------|------|
| | Min | Max | Min | Max | Min | Max | Min | Max | |
| t_{INSU} | 2.502 | | 2.680 | | 3.062 | | 3.591 | | ns |
| t_{INH} | 0.000 | | 0.000 | | 0.000 | | 0.000 | | ns |
| t_{OUTCO} | 2.473 | 4.965 | 2.473 | 5.329 | 2.473 | 5.784 | 2.473 | 6.392 | ns |
| t_{XZ} | 2.413 | 4.839 | 2.413 | 5.197 | 2.413 | 5.660 | 2.413 | 6.277 | ns |
| t_{ZX} | 2.413 | 4.839 | 2.413 | 5.197 | 2.413 | 5.660 | 2.413 | 6.277 | ns |

Table 4–74. EP1S30 External I/O Timing on Column Pins Using Regional Clock Networks

| Parameter | -5 Speed Grade | | -6 Speed Grade | | -7 Speed Grade | | -8 Speed Grade | | Unit |
|----------------|----------------|-------|----------------|-------|----------------|-------|----------------|-------|------|
| | Min | Max | Min | Max | Min | Max | Min | Max | |
| t_{INSU} | 2.286 | | 2.426 | | 2.769 | | 3.249 | | ns |
| t_{INH} | 0.000 | | 0.000 | | 0.000 | | 0.000 | | ns |
| t_{OUTCO} | 2.641 | 5.225 | 2.641 | 5.629 | 2.641 | 6.130 | 2.641 | 6.796 | ns |
| t_{XZ} | 2.581 | 5.099 | 2.581 | 5.497 | 2.581 | 6.006 | 2.581 | 6.681 | ns |
| t_{ZX} | 2.581 | 5.099 | 2.581 | 5.497 | 2.581 | 6.006 | 2.581 | 6.681 | ns |
| $t_{INSUPLL}$ | 1.200 | | 1.185 | | 1.344 | | 1.662 | | ns |
| t_{INHPLL} | 0.000 | | 0.000 | | 0.000 | | 0.000 | | ns |
| $t_{OUTCOPLL}$ | 1.108 | 2.367 | 1.108 | 2.534 | 1.108 | 2.569 | 1.108 | 2.517 | ns |
| t_{XZPLL} | 1.048 | 2.241 | 1.048 | 2.402 | 1.048 | 2.445 | 1.048 | 2.402 | ns |
| t_{ZXPLL} | 1.048 | 2.241 | 1.048 | 2.402 | 1.048 | 2.445 | 1.048 | 2.402 | ns |

Table 4–75. EP1S30 External I/O Timing on Column Pins Using Global Clock Networks (Part 1 of 2)

| Parameter | -5 Speed Grade | | -6 Speed Grade | | -7 Speed Grade | | -8 Speed Grade | | Unit |
|-------------|----------------|-------|----------------|-------|----------------|-------|----------------|-------|------|
| | Min | Max | Min | Max | Min | Max | Min | Max | |
| t_{INSU} | 1.935 | | 2.029 | | 2.310 | | 2.709 | | ns |
| t_{INH} | 0.000 | | 0.000 | | 0.000 | | 0.000 | | ns |
| t_{OUTCO} | 2.814 | 5.532 | 2.814 | 5.980 | 2.814 | 6.536 | 2.814 | 7.274 | ns |

Table 4–77. EP1S30 External I/O Timing on Row Pins Using Regional Clock Networks

| Parameter | -5 Speed Grade | | -6 Speed Grade | | -7 Speed Grade | | -8 Speed Grade | | Unit |
|----------------|----------------|-------|----------------|-------|----------------|-------|----------------|-------|------|
| | Min | Max | Min | Max | Min | Max | Min | Max | |
| t_{INSU} | 2.322 | | 2.467 | | 2.828 | | 3.342 | | ns |
| t_{INH} | 0.000 | | 0.000 | | 0.000 | | 0.000 | | ns |
| t_{OUTCO} | 2.731 | 5.408 | 2.731 | 5.843 | 2.731 | 6.360 | 2.731 | 7.036 | ns |
| t_{XZ} | 2.758 | 5.462 | 2.758 | 5.899 | 2.758 | 6.428 | 2.758 | 7.118 | ns |
| t_{ZX} | 2.758 | 5.462 | 2.758 | 5.899 | 2.758 | 6.428 | 2.758 | 7.118 | ns |
| $t_{INSUPLL}$ | 1.291 | | 1.283 | | 1.469 | | 1.832 | | ns |
| t_{INHPLL} | 0.000 | | 0.000 | | 0.000 | | 0.000 | | ns |
| $t_{OUTCOPLL}$ | 1.192 | 2.539 | 1.192 | 2.737 | 1.192 | 2.786 | 1.192 | 2.742 | ns |
| t_{XZPLL} | 1.219 | 2.539 | 1.219 | 2.793 | 1.219 | 2.854 | 1.219 | 2.824 | ns |
| t_{ZXPLL} | 1.219 | 2.539 | 1.219 | 2.793 | 1.219 | 2.854 | 1.219 | 2.824 | ns |

Table 4–78. EP1S30 External I/O Timing on Row Pins Using Global Clock Networks

| Parameter | -5 Speed Grade | | -6 Speed Grade | | -7 Speed Grade | | -8 Speed Grade | | Unit |
|----------------|----------------|-------|----------------|-------|----------------|-------|----------------|-------|------|
| | Min | Max | Min | Max | Min | Max | Min | Max | |
| t_{INSU} | 1.995 | | 2.089 | | 2.398 | | 2.830 | | ns |
| t_{INH} | 0.000 | | 0.000 | | 0.000 | | 0.000 | | ns |
| t_{OUTCO} | 2.917 | 5.735 | 2.917 | 6.221 | 2.917 | 6.790 | 2.917 | 7.548 | ns |
| t_{XZ} | 2.944 | 5.789 | 2.944 | 6.277 | 2.944 | 6.858 | 2.944 | 7.630 | ns |
| t_{ZX} | 2.944 | 5.789 | 2.944 | 6.277 | 2.944 | 6.858 | 2.944 | 7.630 | ns |
| $t_{INSUPLL}$ | 1.337 | | 1.312 | | 1.508 | | 1.902 | | ns |
| t_{INHPLL} | 0.000 | | 0.000 | | 0.000 | | 0.000 | | ns |
| $t_{OUTCOPLL}$ | 1.164 | 2.493 | 1.164 | 2.708 | 1.164 | 2.747 | 1.164 | 2.672 | ns |
| t_{XZPLL} | 1.191 | 2.547 | 1.191 | 2.764 | 1.191 | 2.815 | 1.191 | 2.754 | ns |
| t_{ZXPLL} | 1.191 | 2.547 | 1.191 | 2.764 | 1.191 | 2.815 | 1.191 | 2.754 | ns |

Table 4–89. EP1S60 External I/O Timing on Row Pins Using Regional Clock Networks *Note (1)*

| Parameter | -5 Speed Grade | | -6 Speed Grade | | -7 Speed Grade | | -8 Speed Grade | | Unit |
|----------------|----------------|-------|----------------|-------|----------------|-------|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | Min | Max | |
| t_{INSU} | 2.775 | | 2.990 | | 3.407 | | NA | | ns |
| t_{INH} | 0.000 | | 0.000 | | 0.000 | | NA | | ns |
| t_{OUTCO} | 2.867 | 5.644 | 2.867 | 6.057 | 2.867 | 6.600 | NA | NA | ns |
| t_{XZ} | 2.894 | 5.698 | 2.894 | 6.113 | 2.894 | 6.668 | NA | NA | ns |
| t_{ZX} | 2.894 | 5.698 | 2.894 | 6.113 | 2.894 | 6.668 | NA | NA | ns |
| $t_{INSUPLL}$ | 1.523 | | 1.577 | | 1.791 | | NA | | ns |
| t_{INHPLL} | 0.000 | | 0.000 | | 0.000 | | NA | | ns |
| $t_{OUTCOPLL}$ | 1.174 | 2.507 | 1.174 | 2.643 | 1.174 | 2.664 | NA | NA | ns |
| t_{XZPLL} | 1.201 | 2.561 | 1.201 | 2.699 | 1.201 | 2.732 | NA | NA | ns |
| t_{ZXPLL} | 1.201 | 2.561 | 1.201 | 2.699 | 1.201 | 2.732 | NA | NA | ns |

Table 4–90. EP1S60 External I/O Timing on Row Pins Using Global Clock Networks *Note (1)*

| Parameter | -5 Speed Grade | | -6 Speed Grade | | -7 Speed Grade | | -8 Speed Grade | | Unit |
|----------------|----------------|-------|----------------|-------|----------------|-------|----------------|-----|------|
| | Min | Max | Min | Max | Min | Max | Min | Max | |
| t_{INSU} | 2.232 | | 2.393 | | 2.721 | | NA | | ns |
| t_{INH} | 0.000 | | 0.000 | | 0.000 | | NA | | ns |
| t_{OUTCO} | 3.182 | 6.187 | 3.182 | 6.654 | 3.182 | 7.286 | NA | NA | ns |
| t_{XZ} | 3.209 | 6.241 | 3.209 | 6.710 | 3.209 | 7.354 | NA | NA | ns |
| t_{ZX} | 3.209 | 6.241 | 3.209 | 6.710 | 3.209 | 7.354 | NA | NA | ns |
| $t_{INSUPLL}$ | 1.651 | | 1.612 | | 1.833 | | NA | | ns |
| t_{INHPLL} | 0.000 | | 0.000 | | 0.000 | | NA | | ns |
| $t_{OUTCOPLL}$ | 1.154 | 2.469 | 1.154 | 2.608 | 1.154 | 2.622 | NA | NA | ns |
| t_{XZPLL} | 1.181 | 2.523 | 1.181 | 2.664 | 1.181 | 2.690 | NA | NA | ns |
| t_{ZXPLL} | 1.181 | 2.523 | 1.181 | 2.664 | 1.181 | 2.690 | NA | NA | ns |

Note to Tables 4–85 to 4–90:

(1) Only EP1S25, EP1S30, and EP1S40 devices have the -8 speed grade.

Table 4–101. Reporting Methodology For Maximum Timing For Single-Ended Output Pins (Part 2 of 2)
Notes (1), (2), (3)

| I/O Standard | Loading and Termination | | | | | | | Measurement Point |
|------------------------|-------------------------|----------------------|-------------------|-------------------|-------------------|-----------------|---------------|-------------------|
| | R_{UP} Ω | R_{DN} Ω | R_S Ω | R_T Ω | V_{CCIO} (V) | V_{TT} (V) | C_L (pF) | V_{MEAS} |
| 3.3-V SSTL-3 Class I | – | – | 25 | 50 | 2.950 | 1.250 | 30 | 1.250 |
| 2.5-V SSTL-2 Class II | – | – | 25 | 25 | 2.370 | 1.110 | 30 | 1.110 |
| 2.5-V SSTL-2 Class I | – | – | 25 | 50 | 2.370 | 1.110 | 30 | 1.110 |
| 1.8-V SSTL-18 Class II | – | – | 25 | 25 | 1.650 | 0.760 | 30 | 0.760 |
| 1.8-V SSTL-18 Class I | – | – | 25 | 50 | 1.650 | 0.760 | 30 | 0.760 |
| 1.5-V HSTL Class II | – | – | 0 | 25 | 1.400 | 0.700 | 20 | 0.680 |
| 1.5-V HSTL Class I | – | – | 0 | 50 | 1.400 | 0.700 | 20 | 0.680 |
| 1.8-V HSTL Class II | – | – | 0 | 25 | 1.650 | 0.700 | 20 | 0.880 |
| 1.8-V HSTL Class I | – | – | 0 | 50 | 1.650 | 0.700 | 20 | 0.880 |
| 3.3-V PCI (4) | –/25 | 25/– | 0 | – | 2.950 | 2.950 | 10 | 0.841/1.814 |
| 3.3-V PCI-X 1.0 (4) | –/25 | 25/– | 0 | – | 2.950 | 2.950 | 10 | 0.841/1.814 |
| 3.3-V Compact PCI (4) | –/25 | 25/– | 0 | – | 2.950 | 2.950 | 10 | 0.841/1.814 |
| 3.3-V AGP 1X (4) | –/25 | 25/– | 0 | – | 2.950 | 2.950 | 10 | 0.841/1.814 |
| 3.3-V CTT | – | – | 25 | 50 | 2.050 | 1.350 | 30 | 1.350 |

Notes to Table 4–101:

- (1) Input measurement point at internal node is $0.5 \times V_{CCINT}$.
- (2) Output measuring point for data is V_{MEAS} .
- (3) Input stimulus edge rate is 0 to V_{CCINT} in 0.5 ns (internal signal) from the driver preceding the IO buffer.
- (4) The first value is for output rising edge and the second value is for output falling edge. The hyphen (-) indicates infinite resistance or disconnection.

| Table 4–125. High-Speed I/O Specifications for Flip-Chip Packages (Part 4 of 4) Notes (1), (2) | | | | | | | | | | | | | | |
|-------------------------------------------------------------------------------------------------------|----------------------------------------------------------|----------------|-----|------|----------------|-----|------|----------------|-----|------|----------------|-----|------|------|
| Symbol | Conditions | -5 Speed Grade | | | -6 Speed Grade | | | -7 Speed Grade | | | -8 Speed Grade | | | Unit |
| | | Min | Typ | Max | |
| t _{DUTY} | LVDS (J = 2 through 10) | 47.5 | 50 | 52.5 | 47.5 | 50 | 52.5 | 47.5 | 50 | 52.5 | 47.5 | 50 | 52.5 | % |
| | LVDS (J = 1) and LVPECL, PCML, HyperTransport technology | 45 | 50 | 55 | 45 | 50 | 55 | 45 | 50 | 55 | 45 | 50 | 55 | % |
| t _{LOCK} | All | | | 100 | | | 100 | | | 100 | | | 100 | μs |

Notes to Table 4–125:

- (1) When J = 4, 7, 8, and 10, the SERDES block is used.
- (2) When J = 2 or J = 1, the SERDES is bypassed.

PLL Specifications

Tables 4–127 through 4–129 describe the Stratix device enhanced PLL specifications.

Table 4–127. Enhanced PLL Specifications for -5 Speed Grades (Part 1 of 2)

| Symbol | Parameter | Min | Typ | Max | Unit |
|-------------------|--------------------------------------------------------------------------------------------------------------|---------------|-----|--------------------------------------------------------------------------------------|-----------|
| f_{IN} | Input clock frequency | 3 (1), (2) | | 684 | MHz |
| f_{INPFD} | Input frequency to PFD | 3 | | 420 | MHz |
| f_{INDUTY} | Input clock duty cycle | 40 | | 60 | % |
| $f_{EINDUTY}$ | External feedback clock input duty cycle | 40 | | 60 | % |
| $t_{INJITTER}$ | Input clock period jitter | | | ±200 (3) | ps |
| $t_{EINJITTER}$ | External feedback clock period jitter | | | ±200 (3) | ps |
| t_{FCOMP} | External feedback clock compensation time (4) | | | 6 | ns |
| f_{OUT} | Output frequency for internal global or regional clock | 0.3 | | 500 | MHz |
| f_{OUT_EXT} | Output frequency for external clock (3) | 0.3 | | 526 | MHz |
| $t_{OUTDUTY}$ | Duty cycle for external clock output (when set to 50%) | 45 | | 55 | % |
| t_{JITTER} | Period jitter for external clock output (6) | | | ±100 ps for >200-MHz <code>outclk</code> ±20 mUI for <200-MHz <code>outclk</code> | ps or mUI |
| $t_{CONFIG5,6}$ | Time required to reconfigure the scan chains for PLLs 5 and 6 | | | $289/f_{SCANCLK}$ | |
| $t_{CONFIG11,12}$ | Time required to reconfigure the scan chains for PLLs 11 and 12 | | | $193/f_{SCANCLK}$ | |
| $t_{SCANCLK}$ | <code>scanclk</code> frequency (5) | | | 22 | MHz |
| t_{DLOCK} | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) (7) | | | 100 | µs |
| t_{LOCK} | Time required to lock from end of device configuration | 10 | | 400 | µs |
| f_{VCO} | PLL internal VCO operating range | 300 | | 800 (8) | MHz |
| t_{LSKEW} | Clock skew between two external clock outputs driven by the same counter | | ±50 | | ps |

- Global & Hierarchical Clocking 2-73
 - Global & Regional Clock Connections
 - from Side Pins & Fast PLL Outputs 2-85
 - from Top Clock Pins & Enhanced PLL Outputs 2-86
 - Global Clock External I/O Timing Parameters 4-35
 - Global Clock Network 2-74
 - Global Clocking 2-75
 - Independent Clock Mode 2-44
 - Input/Output Clock Mode
 - 2-46
 - Simple Dual-Port Mode 2-48
 - True Dual-Port Mode 2-47
 - Maximum Input & Output Clock Rates 4-76
 - Maximum Input Clock Rate for CLK
 - (0, 2, 9, 11) Pins in Flip-Chip Packages 4-77
 - Wire-Bond Packages 4-79
 - (1, 3, 8, 10) Pins in Flip-Chip Packages 4-78
 - Wire-Bond Packages 4-80
 - (7..4) & CLK(15..12) Pins in Flip-Chip Packages 4-76
 - Wire-Bond Packages 4-78
 - Maximum Output Clock Rate for PLL
 - (1, 2, 3, 4) Pins in Flip-Chip Packages 4-83
 - Wire-Bond Packages 4-85
 - (5, 6, 11, 12) Pins in Flip-Chip Packages 4-81
 - Wire-Bond Packages 4-84
 - Phase & Delay Shifting 2-96
 - Phase Delay 2-96
 - PLL Clock Networks 2-73
 - Read/Write Clock Mode
 - 2-49
 - in Simple Dual-Port Mode 2-50
 - Regional Clock
 - 2-75
 - External I/O Timing Parameters 4-34
 - Regional Clock Bus 2-79
 - Regional Clock Network 2-75
 - Spread-Spectrum Clocking 2-98
 - Configuration 3-5
 - 32-Bit IDCODE 3-3
 - and Testing 3-1
 - Data Sources for Configuration 3-7
 - Local Update Mode 3-12
 - Local Update Transition Diagram 3-12
 - Operating Modes 3-5
 - Partial Reconfiguration 3-7
 - Remote Update 3-8
 - Remote Update Transition Diagram 3-11
 - Schemes 3-7
 - SignalTap II Embedded Logic Analyzer 3-5
 - Stratix FPGAs with JRunner 3-7
 - Control Signals 2-104
- ## D
- DC Switching
 - Absolute Maximum Ratings 4-1
 - Bus Hold Parameters 4-16
 - Capacitance 4-17
 - DC & Switching Characteristics 4-1
 - External Timing Parameters 4-33
 - Operating Conditions 4-1
 - Performance 4-20
 - Power Consumption 4-17
 - Recommended Operating Conditions 4-1
 - DDR
 - Double-Data Rate I/O Pins 2-111
 - Device Features
 - EP1S10, EP1S20, EP1S25, EP1S30, 1-3
 - EP1S40, EP1S60, EP1S80, 1-3