

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 2566 |
| Number of Logic Elements/Cells | 25660 |
| Total RAM Bits | 1944576 |
| Number of I/O | 473 |
| Number of Gates | - |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 672-BBGA |
| Supplier Device Package | 672-BGA (35x35) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep1s25b672c6 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Contents



| Chapter Revision Dates | vii |
|--|----------|
| About This Handbook How to Find Information How to Contact Altera Typographic Conventions | ix |
| | |
| Section I. Stratix Device Family Data Sheet | |
| Revision History | Part I–1 |
| | |
| Chapter 1. Introduction | |
| Introduction | |
| Features | 1–2 |
| Chantar 2 Strativ Architecture | |
| Chapter 2. Stratix Architecture | 2.1 |
| Functional Description | |
| Logic Array Blocks | |
| LAB Interconnects | |
| LAB Control Signals | |
| Logic ElementsLUT Chain & Register Chain | |
| addnsub Signal | |
| LE Operating Modes | |
| Clear & Preset Logic Control | |
| MultiTrack Interconnect | |
| TriMatrix Memory | |
| Memory Modes | |
| Clear Signals | |
| Parity Bit Support | |
| Shift Register Support | |
| Memory Block Size | |
| Independent Clock Mode | |
| Input/Output Clock Mode | |
| Read/Write Clock Mode | |
| Single-Port Mode | |
| Multiplier Block | |
| Adder/Output Blocks | |
| Modes of Operation | |

| Table 1–1. Stratix Device Features — EP1S10, EP1S20, EP1S25, EP1S30 | | | | | | | | | |
|---|---------|-----------|-----------|-----------|--|--|--|--|--|
| Feature | EP1S10 | EP1S20 | EP1S25 | EP1S30 | | | | | |
| LEs | 10,570 | 18,460 | 25,660 | 32,470 | | | | | |
| M512 RAM blocks (32 × 18 bits) | 94 | 194 | 224 | 295 | | | | | |
| M4K RAM blocks (128 × 36 bits) | 60 | 82 | 138 | 171 | | | | | |
| M-RAM blocks (4K × 144 bits) | 1 | 2 | 2 | 4 | | | | | |
| Total RAM bits | 920,448 | 1,669,248 | 1,944,576 | 3,317,184 | | | | | |
| DSP blocks | 6 | 10 | 10 | 12 | | | | | |
| Embedded multipliers (1) | 48 | 80 | 80 | 96 | | | | | |
| PLLs | 6 | 6 | 6 | 10 | | | | | |
| Maximum user I/O pins | 426 | 586 | 706 | 726 | | | | | |

| Table 1–2. Stratix Device Features — EP1S40, EP1S60, EP1S80 | | | | | | | | |
|---|-----------|-----------|-----------|--|--|--|--|--|
| Feature | EP1S40 | EP1S60 | EP1S80 | | | | | |
| LEs | 41,250 | 57,120 | 79,040 | | | | | |
| M512 RAM blocks (32 × 18 bits) | 384 | 574 | 767 | | | | | |
| M4K RAM blocks (128 × 36 bits) | 183 | 292 | 364 | | | | | |
| M-RAM blocks (4K × 144 bits) | 4 | 6 | 9 | | | | | |
| Total RAM bits | 3,423,744 | 5,215,104 | 7,427,520 | | | | | |
| DSP blocks | 14 | 18 | 22 | | | | | |
| Embedded multipliers (1) | 112 | 144 | 176 | | | | | |
| PLLs | 12 | 12 | 12 | | | | | |
| Maximum user I/O pins | 822 | 1,022 | 1,238 | | | | | |

Note to Tables 1–1 and 1–2:

⁽¹⁾ This parameter lists the total number of 9×9 -bit multipliers for each device. For the total number of 18×18 -bit multipliers per device, divide the total number of 9×9 -bit multipliers by 2. For the total number of 36×36 -bit multipliers per device, divide the total number of 9×9 -bit multipliers by 8.

Dynamic Arithmetic Mode

The dynamic arithmetic mode is ideal for implementing adders, counters, accumulators, wide parity functions, and comparators. An LE in dynamic arithmetic mode uses four 2-input LUTs configurable as a dynamic adder/subtractor. The first two 2-input LUTs compute two summations based on a possible carry-in of 1 or 0; the other two LUTs generate carry outputs for the two chains of the carry select circuitry. As shown in Figure 2–7, the LAB carry-in signal selects either the carry-in0 or carry-in1 chain. The selected chain's logic level in turn determines which parallel sum is generated as a combinatorial or registered output. For example, when implementing an adder, the sum output is the selection of two possible calculated sums: data1 + data2 + carry-in0 or data1 + data2 + carry-in1. The other two LUTs use the data1 and data2 signals to generate two possible carry-out signals—one for a carry of 1 and the other for a carry of 0. The carry-in0 signal acts as the carry select for the carry-out 0 output and carry-in1 acts as the carry select for the carry-out1 output. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The dynamic arithmetic mode also offers clock enable, counter enable, synchronous up/down control, synchronous clear, synchronous load, and dynamic adder/subtractor options. The LAB local interconnect data inputs generate the counter enable and synchronous up/down control signals. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. The Quartus II software automatically places any registers that are not used by the counter into other LABs. The addnsub LAB-wide signal controls whether the LE acts as an adder or subtractor.




Figure 2-10. LUT Chain & Register Chain Interconnects

The C4 interconnects span four LABs, M512, or M4K blocks up or down from a source LAB. Every LAB has its own set of C4 interconnects to drive either up or down. Figure 2–11 shows the C4 interconnect connections from an LAB in a column. The C4 interconnects can drive and be driven by all types of architecture blocks, including DSP blocks, TriMatrix memory blocks, and vertical IOEs. For LAB interconnection, a primary LAB or its LAB neighbor can drive a given C4 interconnect. C4 interconnects can drive each other to extend their range as well as drive row interconnects for column-to-column connections.

Shift Register Support

You can configure embedded memory blocks to implement shift registers for DSP applications such as pseudo-random number generators, multichannel filtering, auto-correlation, and cross-correlation functions. These and other DSP applications require local data storage, traditionally implemented with standard flip-flops, which can quickly consume many logic cells and routing resources for large shift registers. A more efficient alternative is to use embedded memory as a shift register block, which saves logic cell and routing resources and provides a more efficient implementation with the dedicated circuitry.

The size of a $w \times m \times n$ shift register is determined by the input data width (w), the length of the taps (m), and the number of taps (n). The size of a $w \times m \times n$ shift register must be less than or equal to the maximum number of memory bits in the respective block: 576 bits for the M512 RAM block and 4,608 bits for the M4K RAM block. The total number of shift register outputs (number of taps $n \times$ width w) must be less than the maximum data width of the RAM block (18 for M512 blocks, 36 for M4K blocks). To create larger shift registers, the memory blocks are cascaded together.

Data is written into each address location at the falling edge of the clock and read from the address at the rising edge of the clock. The shift register mode logic automatically controls the positive and negative edge clocking to shift the data in one clock cycle. Figure 2–14 shows the TriMatrix memory block in the shift register mode.





Figure 2–20. EP1S60 Device with M-RAM Interface Locations Note (1)

Note to Figure 2–20:

(1) Device shown is an EP1S60 device. The number and position of M-RAM blocks varies in other devices.

The M-RAM block local interconnect is driven by the R4, R8, C4, C8, and direct link interconnects from adjacent LABs. For independent M-RAM blocks, up to 10 direct link address and control signal input connections to the M-RAM block are possible from the left adjacent LABs for M-RAM


Figure 2-46. Regional Clock Bus



IOE clocks have horizontal and vertical block regions that are clocked by eight I/O clock signals chosen from the 22 quadrant or half-quadrant clock resources. Figures 2–47 and 2–48 show the quadrant and half-quadrant relationship to the I/O clock regions, respectively. The vertical regions (column pins) have less clock delay than the horizontal regions (row pins).

Figure 2–49 shows a top-level diagram of the Stratix device and PLL floorplan.





VCO period from up to eight taps for individual fine step selection. Also, each clock output counter can use a unique initial count setting to achieve individual coarse shift selection in steps of one VCO period. The combination of coarse and fine shifts allows phase shifting for the entire input clock period.

The equation to determine the precision of the phase shifting in degrees is: 45° ÷ post-scale counter value. Therefore, the maximum step size is 45° , and smaller steps are possible depending on the multiplication and division ratio necessary on the output counter port.

This type of phase shift provides the highest precision since it is the least sensitive to process, supply, and temperature variation.

Clock Delay

In addition to the phase shift feature, the ability to fine tune the Δt clock delay provides advanced time delay shift control on each of the four PLL outputs. There are time delays for each post-scale counter (e, g, or l) from the PLL, the n counter, and m counter. Each of these can shift in 250-ps increments for a range of 3.0 ns. The m delay shifts all outputs earlier in time, while n delay shifts all outputs later in time. Individual delays on post-scale counters (e, g, and l) provide positive delay for each output. Table 2–21 shows the combined delay for each output for normal or zero delay buffer mode where Δt_e , Δt_o , or Δt_l is unique for each PLL output.

The t_{OUTPUT} for a single output can range from -3 ns to +6 ns. The total delay shift difference between any two PLL outputs, however, must be less than ± 3 ns. For example, shifts on two outputs of -1 and +2 ns is allowed, but not -1 and +2.5 ns because these shifts would result in a difference of 3.5 ns. If the design uses external feedback, the Δt_e delay will remove delay from outputs, represented by a negative sign (see Table 2–21). This effect occurs because the Δt_e delay is then part of the feedback loop.

| Table 2–21. Output Clock Delay for Enhanced PLLs | | | | | | | |
|---|---|--|--|--|--|--|--|
| Normal or Zero Delay Buffer Mode | External Feedback Mode | | | | | | |
| $\begin{split} \Delta t_{e \text{OUTPUT}} &= \Delta t_n - \!\!\! \Delta t_m + \Delta t_e \\ \Delta t_{g \text{OUTPUT}} &= \Delta t_n - \!\!\! \Delta t_m + \Delta t_g \\ \Delta t_{l \text{OUTPUT}} &= \Delta t_n - \!\!\! \Delta t_m + \Delta t_l \end{split}$ | $\begin{split} \Delta \mathbf{t}_{\text{OUTPUT}} &= \Delta \mathbf{t}_{n} - \Delta \mathbf{t}_{m} - \Delta \mathbf{t}_{e} \ (1) \\ \Delta \mathbf{t}_{\text{gOUTPUT}} &= \Delta \mathbf{t}_{n} - \Delta \mathbf{t}_{m} + \Delta \mathbf{t}_{g} \\ \Delta \mathbf{t}_{\text{DUTPUT}} &= \Delta \mathbf{t}_{n} - \Delta \mathbf{t}_{m} + \Delta \mathbf{t}_{l} \end{split}$ | | | | | | |

Note to Table 2-21:

(1) Δt_e removes delay from outputs in external feedback mode.

Post-Scale Counters → diffioclk1 (2) Global or ÷/0 regional clock txload_en (3) VCO Phase Selection Selectable at each PLL Output Port Phase rxload_en (3) Frequency ÷/1 Global or Detector Global or regional clock regional clock (1) ► diffioclk2 (2) Charge Loop Global or PFD VCO ÷ g0 Clock □ Pump Filter regional clock Input [$\pm m$

Figure 2-58. Stratix Device Fast PLL

Notes to Figure 2–58:

- The global or regional clock input can be driven by an output from another PLL or any dedicated CLK or FCLK pin.
 It cannot be driven by internally-generated global signals.
- (2) In high-speed differential I/O support mode, this high-speed PLL clock feeds the SERDES. Stratix devices only support one rate of data transfer per fast PLL in high-speed differential I/O support mode.
- (3) This signal is a high-speed differential I/O support SERDES control signal.

Clock Multiplication & Division

Stratix device fast PLLs provide clock synthesis for PLL output ports using m/(post scaler) scaling factors. The input clock is multiplied by the m feedback factor. Each output port has a unique post scale counter to divide down the high-frequency VCO. There is one multiply divider, m, per fast PLL with a range of 1 to 32. There are two post scale L dividers for regional and/or LVDS interface clocks, and g0 counter for global clock output port; all range from 1 to 32.

In the case of a high-speed differential interface, set the output counter to 1 to allow the high-speed VCO frequency to drive the SERDES. When used for clocking the SERDES, the m counter can range from 1 to 30. The VCO frequency is equal to $f_{\rm IN}\times m$, where VCO frequency must be between 300 and 1000 MHz.




Figure 2–64. Stratix IOE in Bidirectional I/O Configuration Note (1)

Note to Figure 2-64:

(1) All input signals to the IOE can be inverted at the IOE.

The Stratix device IOE includes programmable delays that can be activated to ensure zero hold times, input IOE register-to-logic array register transfers, or logic array-to-output IOE register transfers.

A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay. Programmable delays exist for decreasing input-pin-to-logic-array and IOE input register delays. The Quartus II Compiler can program these delays to automatically minimize setup time while providing a zero hold time. Programmable delays can increase the register-to-pin delays for output

- RapidIO
- HyperTransport

Dedicated Circuitry

Stratix devices support source-synchronous interfacing with LVDS, LVPECL, 3.3-V PCML, or HyperTransport signaling at up to 840 Mbps. Stratix devices can transmit or receive serial channels along with a low-speed or high-speed clock. The receiving device PLL multiplies the clock by a integer factor W (W = 1 through 32). For example, a HyperTransport application where the data rate is 800 Mbps and the clock rate is 400 MHz would require that W be set to 2. The SERDES factor J determines the parallel data width to deserialize from receivers or to serialize for transmitters. The SERDES factor J can be set to 4, 7, 8, or 10 and does not have to equal the PLL clock-multiplication W value. For a J factor of 1, the Stratix device bypasses the SERDES block. For a J factor of 2, the Stratix device bypasses the SERDES block, and the DDR input and output registers are used in the IOE. See Figure 2–73.

R4, R8, and R24 Interconnect 840 Mbps 840 Mbps 8 Data Dedicated Dedicated Local Receiver Transmitter Interconnect Interface Interface rx load en 8× 8× 105 MHz Fast tx_load_en PLL Regional or global clock

Figure 2–73. High-Speed Differential I/O Receiver / Transmitter Interface Example

An external pin or global or regional clock can drive the fast PLLs, which can output up to three clocks: two multiplied high-speed differential I/O clocks to drive the SERDES block and/or external pin, and a low-speed clock to drive the logic array.



4. DC & Switching Characteristics

\$51004-3.4

Operating Conditions

Stratix® devices are offered in both commercial and industrial grades. Industrial devices are offered in -6 and -7 speed grades and commercial devices are offered in -5 (fastest), -6, -7, and -8 speed grades. This section specifies the operation conditions for operating junction temperature, V_{CCINT} and V_{CCIO} voltage levels, and input voltage requirements. The voltage specifications in this section are specified at the pins of the device (and not the power supply). If the device operates outside these ranges, then all DC and AC specifications are not guaranteed. Furthermore, the reliability of the device may be affected. The timing parameters in this chapter apply to both commercial and industrial temperature ranges unless otherwise stated.

Tables 4–1 through 4–8 provide information on absolute maximum ratings.

| Table 4–1. Stratix Device Absolute Maximum Ratings Notes (1), (2) | | | | | | | | | |
|---|----------------------------|-------------------------|---------|------|----|--|--|--|--|
| Symbol | Parameter | Conditions | Minimum | Unit | | | | | |
| V _{CCINT} | Supply voltage | With respect to ground | -0.5 | 2.4 | V | | | | |
| V _{CCIO} | | | -0.5 | 4.6 | V | | | | |
| Vı | DC input voltage (3) | | -0.5 | 4.6 | V | | | | |
| I _{OUT} | DC output current, per pin | | -25 | 40 | mA | | | | |
| T _{STG} | Storage temperature | No bias | -65 | 150 | °C | | | | |
| T _J | Junction temperature | BGA packages under bias | | 135 | °C | | | | |

| Table 4–2. Stratix Device Recommended Operating Conditions (Part 1 of 2) | | | | | | | |
|--|---|------------|---------|---------|------|--|--|
| Symbol | Parameter | Conditions | Minimum | Maximum | Unit | | |
| V _{CCINT} | Supply voltage for internal logic and input buffers | (4) | 1.425 | 1.575 | V | | |

| Symbol | Parameter | Conditions | Minimum | Maximum | Unit |
|-------------------|--|--------------------|--------------|-------------------|------|
| V _{CCIO} | Supply voltage for output buffers, 3.3-V operation | (4), (5) | 3.00 (3.135) | 3.60 (3.465) | V |
| | Supply voltage for output buffers, 2.5-V operation Supply voltage for output buffers, 1.8-V operation | (4) | 2.375 | 2.625 | ٧ |
| | | (4) | 1.71 | 1.89 | ٧ |
| | Supply voltage for output buffers, 1.5-V operation | (4) | 1.4 | 1.6 | ٧ |
| VI | Input voltage | (3), (6) | -0.5 | 4.0 | V |
| V _O | Output voltage | | 0 | V _{CCIO} | V |
| TJ | Operating junction | For commercial use | 0 | 85 | °C |
| | temperature | For industrial use | -40 | 100 | °C |

| Table 4–3. Stratix Device DC Operating Conditions Note (7) (Part 1 of 2) | | | | | | | | | |
|--|--|--|---------|---------|---------|------|--|--|--|
| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Unit | | | |
| I _I | Input pin leakage current | $V_I = V_{CCIOmax}$ to 0 V (8) | -10 | | 10 | μА | | | |
| I _{OZ} | Tri-stated I/O pin leakage current | V _O = V _{CCIOmax} to 0 V (8) | -10 | | 10 | μА | | | |
| V _{CC} supply current (standby) (All | V _I = ground, no load, no toggling inputs | | | | mA | | | | |
| | | EP1S10. V _I = ground, no load, no toggling inputs | | 37 | | mA | | | |
| | | EP1S20. V _I = ground, no load, no toggling inputs | | 65 | | mA | | | |
| | | EP1S25. V _I = ground, no load, no toggling inputs | | 90 | | mA | | | |
| | | EP1S30. V _I = ground, no load, no toggling inputs | | 114 | | mA | | | |
| | | EP1S40. V _I = ground, no load, no toggling inputs | | 145 | | mA | | | |
| | | EP1S60. V _I = ground, no load, no toggling inputs | | 200 | | mA | | | |
| | | EP1S80. V _I = ground, no load, no toggling inputs | | 277 | | mA | | | |

| Table 4-36 | Table 4–36. Stratix Performance (Part 2 of 2) Notes (1), (2) | | | | | | | | | |
|---------------------|--|----------------|-------------------------------|---------------|----------------------|----------------------|----------------------|----------------------|-------|--|
| | | Resources Used | | | Performance | | | | | |
| | Applications | LEs | TriMatrix Memory Blocks | DSP Blocks | -5 Speed Grade | -6 Speed Grade | -7 Speed Grade | -8 Speed Grade | Units | |
| TriMatrix memory | True dual-port RAM 16K × 36 bit | 0 | 1 | 0 | 269.83 | 237.69 | 206.82 | 175.74 | MHz | |
| M-RAM block | Single port RAM 32K × 18 bit | 0 | 1 | 0 | 275.86 | 244.55 | 212.76 | 180.83 | MHz | |
| | Simple dual-port RAM 32K × 18 bit | 0 | 1 | 0 | 275.86 | 244.55 | 212.76 | 180.83 | MHz | |
| | True dual-port RAM 32K × 18 bit | 0 | 1 | 0 | 275.86 | 244.55 | 212.76 | 180.83 | MHz | |
| | Single port RAM 64K × 9 bit | 0 | 1 | 0 | 287.85 | 253.29 | 220.36 | 187.26 | MHz | |
| | Simple dual-port RAM 64K × 9 bit | 0 | 1 | 0 | 287.85 | 253.29 | 220.36 | 187.26 | MHz | |
| | True dual-port RAM 64K × 9 bit | 0 | 1 | 0 | 287.85 | 253.29 | 220.36 | 187.26 | MHz | |
| DSP block | 9 × 9-bit multiplier (3) | 0 | 0 | 1 | 335.0 | 293.94 | 255.68 | 217.24 | MHz | |
| | 18 × 18-bit multiplier (4) | 0 | 0 | 1 | 278.78 | 237.41 | 206.52 | 175.50 | MHz | |
| | 36×36 -bit multiplier (4) | 0 | 0 | 1 | 148.25 | 134.71 | 117.16 | 99.59 | MHz | |
| | 36 × 36-bit multiplier (5) | 0 | 0 | 1 | 278.78 | 237.41 | 206.52 | 175.5 | MHz | |
| | 18-bit, 4-tap FIR filter | 0 | 0 | 1 | 278.78 | 237.41 | 206.52 | 175.50 | MHz | |
| Larger Designs | 8-bit, 16-tap parallel FIR filter | 58 | 0 | 4 | 141.26 | 133.49 | 114.88 | 100.28 | MHz | |
| | 8-bit, 1,024-point FFT function | 870 | 5 | 1 | 261.09 | 235.51 | 205.21 | 175.22 | MHz | |

Notes to Table 4–36:

- (1) These design performance numbers were obtained using the Quartus II software.
- (2) Numbers not listed will be included in a future version of the data sheet.
- (3) This application uses registered inputs and outputs.
- (4) This application uses registered multiplier input and output stages within the DSP block.
- (5) This application uses registered multiplier input, pipeline, and output stages within the DSP block.

Stratix External I/O Timing

These timing parameters are for both column IOE and row IOE pins. In EP1S30 devices and above, you can decrease the t_{SU} time by using the FPLLCLK, but may get positive hold time in EP1S60 and EP1S80 devices. You should use the Quartus II software to verify the external devices for any pin.

Tables 4–55 through 4–60 show the external timing parameters on column and row pins for EP1S10 devices.

| Table 4–55. EP1S10 External I/O Timing on Column Pins Using Fast Regional Clock Networks Note (1) | | | | | | | | | | |
|---|----------------|-------|----------------|-------|----------------|-------|----------------|-----|------|--|
| Parameter | -5 Speed Grade | | -6 Speed Grade | | -7 Speed Grade | | -8 Speed Grade | | | |
| | Min | Max | Min | Max | Min | Max | Min | Max | Unit | |
| t _{INSU} | 2.238 | | 2.325 | | 2.668 | | NA | | ns | |
| t _{INH} | 0.000 | | 0.000 | | 0.000 | | NA | | ns | |
| t _{OUTCO} | 2.240 | 4.549 | 2.240 | 4.836 | 2.240 | 5.218 | NA | NA | ns | |
| t _{XZ} | 2.180 | 4.423 | 2.180 | 4.704 | 2.180 | 5.094 | NA | NA | ns | |
| t _{ZX} | 2.180 | 4.423 | 2.180 | 4.704 | 2.180 | 5.094 | NA | NA | ns | |

| Table 4–56. l | Table 4–56. EP1S10 External I/O Timing on Column Pins Using Regional Clock Networks Note (1) | | | | | | | | | | |
|-----------------------|--|---------|---------|----------------|-------|---------|----------------|----|------|--|--|
| Parameter | -5 Spee | d Grade | -6 Spee | -6 Speed Grade | | d Grade | -8 Speed Grade | | | | |
| | Min | Max | Min | Max | Min | Max | | | Unit | | |
| t _{INSU} | 1.992 | | 2.054 | | 2.359 | | NA | | ns | | |
| t _{INH} | 0.000 | | 0.000 | | 0.000 | | NA | | ns | | |
| t _{оитсо} | 2.395 | 4.795 | 2.395 | 5.107 | 2.395 | 5.527 | NA | NA | ns | | |
| t _{XZ} | 2.335 | 4.669 | 2.335 | 4.975 | 2.335 | 5.403 | NA | NA | ns | | |
| t _{ZX} | 2.335 | 4.669 | 2.335 | 4.975 | 2.335 | 5.403 | NA | NA | ns | | |
| t _{INSUPLL} | 0.975 | | 0.985 | | 1.097 | | NA | | ns | | |
| t _{INHPLL} | 0.000 | | 0.000 | | 0.000 | | NA | NA | ns | | |
| t _{OUTCOPLL} | 1.262 | 2.636 | 1.262 | 2.680 | 1.262 | 2.769 | NA | NA | ns | | |
| t _{XZPLL} | 1.202 | 2.510 | 1.202 | 2.548 | 1.202 | 2.645 | NA | NA | ns | | |
| t _{ZXPLL} | 1.202 | 2.510 | 1.202 | 2.548 | 1.202 | 2.645 | NA | NA | ns | | |

| Table 4-69. I | Table 4–69. EP1S25 External I/O Timing on Column Pins Using Global Clock Networks | | | | | | | | | |
|-----------------------|---|-------|----------------|-------|---------|---------|----------------|-------|------|--|
| Parameter | -5 Speed Grade | | -6 Speed Grade | | -7 Spee | d Grade | -8 Speed Grade | | 11 | |
| | Min | Max | Min | Max | Min | Max | Min | Max | Unit | |
| t _{INSU} | 1.371 | | 1.471 | | 1.657 | | 1.916 | | ns | |
| t _{INH} | 0.000 | | 0.000 | | 0.000 | | 0.000 | | ns | |
| t _{OUTCO} | 2.809 | 5.516 | 2.809 | 5.890 | 2.809 | 6.429 | 2.809 | 7.155 | ns | |
| t _{XZ} | 2.749 | 5.390 | 2.749 | 5.758 | 2.749 | 6.305 | 2.749 | 7.040 | ns | |
| t _{ZX} | 2.749 | 5.390 | 2.749 | 5.758 | 2.749 | 6.305 | 2.749 | 7.040 | ns | |
| t _{INSUPLL} | 1.271 | | 1.327 | | 1.491 | | 1.677 | | ns | |
| t _{INHPLL} | 0.000 | | 0.000 | | 0.000 | | 0.000 | | ns | |
| t _{OUTCOPLL} | 1.124 | 2.396 | 1.124 | 2.492 | 1.124 | 2.522 | 1.124 | 2.602 | ns | |
| t _{XZPLL} | 1.064 | 2.270 | 1.064 | 2.360 | 1.064 | 2.398 | 1.064 | 2.487 | ns | |
| t _{ZXPLL} | 1.064 | 2.270 | 1.064 | 2.360 | 1.064 | 2.398 | 1.064 | 2.487 | ns | |

| Table 4–70. EP1S25 External I/O Timing on Row Pins Using Fast Regional Clock Networks | | | | | | | | | |
|---|------------------------------|-------|---------|---------|---------|----------------|-------|-------|------|
| | -5 Speed Grade -6 Speed Grad | | d Grade | -7 Spee | d Grade | -8 Speed Grade | | 11!4 | |
| Parameter | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| t _{INSU} | 2.429 | | 2.631 | | 2.990 | | 3.503 | | ns |
| t _{INH} | 0.000 | | 0.000 | | 0.000 | | 0.000 | | ns |
| t _{OUTCO} | 2.376 | 4.821 | 2.376 | 5.131 | 2.376 | 5.538 | 2.376 | 6.063 | ns |
| t _{XZ} | 2.403 | 4.875 | 2.403 | 5.187 | 2.403 | 5.606 | 2.403 | 6.145 | ns |
| t _{ZX} | 2.403 | 4.875 | 2.403 | 5.187 | 2.403 | 5.606 | 2.403 | 6.145 | ns |

External I/O Delay Parameters

External I/O delay timing parameters for I/O standard input and output adders and programmable input and output delays are specified by speed grade independent of device density. All of the timing parameters in this section apply to both flip-chip and wire-bond packages.

Tables 4–103 and 4–104 show the input adder delays associated with column and row I/O pins. If an I/O standard is selected other than 3.3-V LVTTL or LVCMOS, add the selected delay to the external $t_{\rm INSUPLL}$ I/O parameters shown in Tables 4–54 through 4–96.

| D | -5 Speed Grade | | -6 Speed Grade | | -7 Spee | ed Grade | -8 Speed Grade | | Ī |
|---------------------|----------------|------|----------------|------|---------|----------|----------------|------|------|
| Parameter | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| LVCMOS | | 0 | | 0 | | 0 | | 0 | ps |
| 3.3-V LVTTL | | 0 | | 0 | | 0 | | 0 | ps |
| 2.5-V LVTTL | | 19 | | 19 | | 22 | | 26 | ps |
| 1.8-V LVTTL | | 221 | | 232 | | 266 | | 313 | ps |
| 1.5-V LVTTL | | 352 | | 369 | | 425 | | 500 | ps |
| GTL | | -45 | | -48 | | -55 | | -64 | ps |
| GTL+ | | -75 | | -79 | | -91 | | -107 | ps |
| 3.3-V PCI | | 0 | | 0 | | 0 | | 0 | ps |
| 3.3-V PCI-X 1.0 | | 0 | | 0 | | 0 | | 0 | ps |
| Compact PCI | | 0 | | 0 | | 0 | | 0 | ps |
| AGP 1× | | 0 | | 0 | | 0 | | 0 | ps |
| AGP 2× | | 0 | | 0 | | 0 | | 0 | ps |
| CTT | | 120 | | 126 | | 144 | | 170 | ps |
| SSTL-3 Class I | | -162 | | -171 | | -196 | | -231 | ps |
| SSTL-3 Class II | | -162 | | -171 | | -196 | | -231 | ps |
| SSTL-2 Class I | | -202 | | -213 | | -244 | | -287 | ps |
| SSTL-2 Class II | | -202 | | -213 | | -244 | | -287 | ps |
| SSTL-18 Class I | | 78 | | 81 | | 94 | | 110 | ps |
| SSTL-18 Class II | | 78 | | 81 | | 94 | | 110 | ps |
| 1.5-V HSTL Class I | | -76 | | -80 | | -92 | | -108 | ps |
| 1.5-V HSTL Class II | | -76 | | -80 | | -92 | | -108 | ps |
| 1.8-V HSTL Class I | | -52 | | -55 | | -63 | | -74 | ps |
| 1.8-V HSTL Class II | | -52 | | -55 | | -63 | | -74 | ps |

PLL Specifications

Tables 4–127 through 4–129 describe the Stratix device enhanced PLL specifications.

| Table 4–127. | Enhanced PLL Specifications for -5 Sp | eed Gra | des (l | Part 1 of 2) | |
|--------------------------|--|---------------|--------|--|--------------|
| Symbol | Parameter | Min | Тур | Max | Unit |
| f _{IN} | Input clock frequency | 3 (1), (2) | | 684 | MHz |
| f _{INPFD} | Input frequency to PFD | 3 | | 420 | MHz |
| f _{INDUTY} | Input clock duty cycle | 40 | | 60 | % |
| f _{EINDUTY} | External feedback clock input duty cycle | 40 | | 60 | % |
| t _{INJITTER} | Input clock period jitter | | | ±200 (3) | ps |
| t _{EINJITTER} | External feedback clock period jitter | | | ±200 (3) | ps |
| t _{FCOMP} | External feedback clock compensation time (4) | | | 6 | ns |
| f _{OUT} | Output frequency for internal global or regional clock | 0.3 | | 500 | MHz |
| f _{OUT_EXT} | Output frequency for external clock (3) | 0.3 | | 526 | MHz |
| t _{OUTDUTY} | Duty cycle for external clock output (when set to 50%) | 45 | | 55 | % |
| t _{JITTER} | Period jitter for external clock output (6) | | | ±100 ps for >200-MHz outclk ±20 mUI for <200-MHz outclk | ps or mUI |
| t _{CONFIG5,6} | Time required to reconfigure the scan chains for PLLs 5 and 6 | | | 289/f _{SCANCLK} | |
| t _{CONFIG11,12} | Time required to reconfigure the scan chains for PLLs 11 and 12 | | | 193/f _{SCANCLK} | |
| t _{SCANCLK} | scanclk frequency (5) | | | 22 | MHz |
| t _{DLOCK} | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) (7) | | | 100 | μs |
| t _{LOCK} | Time required to lock from end of device configuration | 10 | | 400 | μs |
| f _{VCO} | PLL internal VCO operating range | 300 | | 800 (8) | MHz |
| t _{LSKEW} | Clock skew between two external clock outputs driven by the same counter | | ±50 | | ps |

| Table 4–128. Enhanced PLL Specifications for -6 Speed Grades (Part 2 of 2) | | | | | | | | |
|--|---|-----|-----|---------|------|--|--|--|
| Symbol | Parameter | Min | Тур | Max | Unit | | | |
| t _{SCANCLK} | scanclk frequency (5) | | | 22 | MHz | | | |
| t _{DLOCK} | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) (7) (11) | (9) | | 100 | μs | | | |
| t _{LOCK} | Time required to lock from end of device configuration (11) | 10 | | 400 | μs | | | |
| f _{VCO} | PLL internal VCO operating range | 300 | | 800 (8) | MHz | | | |
| t _{LSKEW} | Clock skew between two external clock outputs driven by the same counter | | ±50 | | ps | | | |
| t _{SKEW} | Clock skew between two external clock outputs driven by the different counters with the same settings | | ±75 | | ps | | | |
| f _{SS} | Spread spectrum modulation frequency | 30 | | 150 | kHz | | | |
| % spread | Percentage spread for spread spectrum frequency (10) | 0.4 | 0.5 | 0.6 | % | | | |
| t _{ARESET} | Minimum pulse width on areset signal | 10 | | | ns | | | |

| Table 4–129. Enhanced PLL Specifications for -7 Speed Grade (Part 1 of 2) | | | | | | | | | |
|---|--|---------------|-----|----------|------|--|--|--|--|
| Symbol | Parameter | Min | Тур | Max | Unit | | | | |
| f _{IN} | Input clock frequency | 3 (1), (2) | | 565 | MHz | | | | |
| f _{INPFD} | Input frequency to PFD | 3 | | 420 | MHz | | | | |
| f _{INDUTY} | Input clock duty cycle | 40 | | 60 | % | | | | |
| f _{EINDUTY} | External feedback clock input duty cycle | 40 | | 60 | % | | | | |
| t _{INJITTER} | Input clock period jitter | | | ±200 (3) | ps | | | | |
| t _{EINJITTER} | External feedback clock period jitter | | | ±200 (3) | ps | | | | |
| t _{FCOMP} | External feedback clock compensation time (4) | | | 6 | ns | | | | |
| f _{OUT} | Output frequency for internal global or regional clock | 0.3 | | 420 | MHz | | | | |
| f _{OUT_EXT} | Output frequency for external clock (3) | 0.3 | | 434 | MHz | | | | |