

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	2566
Number of Logic Elements/Cells	25660
Total RAM Bits	1944576
Number of I/O	473
Number of Gates	-
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	672-BBGA
Supplier Device Package	672-BGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1s25b672c6n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Chapter	Date/Version	Changes Made
2	July 2003, v2.0	 Added reference on page 2-73 to Figures 2-50 and 2-51 for RCLK connections. Updated ranges for EPLL post-scale and pre-scale dividers on page 2-85. Updated PLL Reconfiguration frequency from 25 to 22 MHz on page 2-87. New requirement to assert are set signal each PLL when it has to reacquire lock on either a new clock after loss of lock (page 2-96). Updated max input frequency for CLK [1,3,8,10] from 462 to 500, Table 2-24. Renamed impedance matching to series termination throughout. Updated naming convention for DQS pins on page 2-112 to match pin tables. Added DDR SDRAM Performance Specification on page 2-117. Added external reference resistor values for terminator technology (page 2-136). Added Terminator Technology Specification on pages 2-137 and 2-138. Updated Tables 2-45 to 2-49 to reflect PLL cross-bank support for high speed differential channels at full speed. Wire bond package performance specification for "high" speed channels was increased to 624 Mbps from 462 Mbps throughout chapter.
3	July 2005, v1.3	 Updated "Operating Modes" section. Updated "Temperature Sensing Diode" section. Updated "IEEE Std. 1149.1 (JTAG) Boundary-Scan Support" section. Updated "Configuration" section.
	January 2005, v1.2	Updated limits for JTAG chain of devices.
	September 2004, v1.1	 Added new section, "Stratix Automated Single Event Upset (SEU) Detection" on page 3–12. Updated description of "Custom-Built Circuitry" on page 3–13.
	April 2003, v1.0	No new changes in Stratix Device Handbook v2.0.
4	January 2006, v3.4	Added Table 4–135.
	July 2005, v3.3	 Updated Tables 4–6 and 4–30. Updated Tables 4–103 through 4–108. Updated Tables 4–114 through 4–124. Updated Table 4–129. Added Table 4–130.

Altera Corporation Section I–3

Figure 2–8 shows the carry-select circuitry in an LAB for a 10-bit full adder. One portion of the LUT generates the sum of two bits using the input signals and the appropriate carry-in bit; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT generates carry-out bits. An LAB-wide carry in bit selects which chain is used for the addition of given inputs. The carry-in signal for each chain, carry-in0 or carry-in1, selects the carry-out to carry forward to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is fed to local, row, or column interconnects.

The Quartus II Compiler automatically creates carry chain logic during design processing, or you can create it manually during design entry. Parameterized functions such as LPM functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II Compiler creates carry chains longer than 10 LEs by linking LABs together automatically. For enhanced fitting, a long carry chain runs vertically allowing fast horizontal connections to $TriMatrix^{TM}$ memory and DSP blocks. A carry chain can continue as far as a full column.


Table 2–12 shows the input and output data signal connections for the column units (B1 to B6 and A1 to A6). It also shows the address and control signal input connections to the row units (R1 to R11).

Unit Interface Block Input Signals Output Signals								
Unit Interface Block	Input Signals	Output Signals						
R1	addressa[70]							
R2	addressa[158]							
R3	byte_enable_a[70] renwe_a							
R4	-							
R5	-							
R6	clock_a clocken_a clock_b clocken_b							
R7	-							
R8	-							
R9	byte_enable_b[70] renwe_b							
R10	addressb[158]							
R11	addressb[70]							
B1	datain_b[7160]	dataout_b[7160]						
B2	datain_b[5948]	dataout_b[5948]						
B3	datain_b[4736]	dataout_b[4736]						
B4	datain_b[3524]	dataout_b[3524]						
B5	datain_b[2312]	dataout_b[2312]						
B6	datain_b[110]	dataout_b[110]						
A1	datain_a[7160]	dataout_a[7160]						
A2	datain_a[5948]	dataout_a[5948]						
A3	datain_a[4736]	dataout_a[4736]						
A4	datain_a[3524]	dataout_a[3524]						
A5	datain_a[2312]	dataout_a[2312]						
A6	datain_a[110]	dataout_a[110]						

Single-Port Mode

The memory blocks also support single-port mode, used when simultaneous reads and writes are not required. See Figure 2–28. A single block in a memory block can support up to two single-port mode RAM blocks in the M4K RAM blocks if each RAM block is less than or equal to 2K bits in size.

Figure 2–28. Single-Port Mode Note (1)



Note to Figure 2-28:

(1) Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both read and write operations.




Figure 2-41. DSP Block Interface to Interconnect

A bus of 18 control signals feeds the entire DSP block. These signals include clock[0..3] clocks, aclr[0..3] asynchronous clears, ena[1..4] clock enables, signa, signb signed/unsigned control signals, addnsub1 and addnsub3 addition and subtraction control signals, and accum sload[0..1] accumulator synchronous loads. The

and/or output enable registers. A programmable delay exists to increase the t_{ZX} delay to the output pin, which is required for ZBT interfaces. Table 2–24 shows the programmable delays for Stratix devices.

Table 2–24. Stratix Programmable Delay Chain						
Programmable Delays	Quartus II Logic Option					
Input pin to logic array delay	Decrease input delay to internal cells					
Input pin to input register delay	Decrease input delay to input register					
Output pin delay	Increase delay to output pin					
Output enable register t _{CO} delay	Increase delay to output enable pin					
Output t _{ZX} delay	Increase t _{ZX} delay to output pin					
Output clock enable delay	Increase output clock enable delay					
Input clock enable delay	Increase input clock enable delay					
Logic array to output register delay	Decrease input delay to output register					
Output enable clock enable delay	Increase output enable clock enable delay					

The IOE registers in Stratix devices share the same source for clear or preset. You can program preset or clear for each individual IOE. You can also program the registers to power up high or low after configuration is complete. If programmed to power up low, an asynchronous clear can control the registers. If programmed to power up high, an asynchronous preset can control the registers. This feature prevents the inadvertent activation of another device's active-low input upon power-up. If one register in an IOE uses a preset or clear signal then all registers in the IOE must use that same signal if they require preset or clear. Additionally a synchronous reset signal is available for the IOE registers.

Double-Data Rate I/O Pins

Stratix devices have six registers in the IOE, which support DDR interfacing by clocking data on both positive and negative clock edges. The IOEs in Stratix devices support DDR inputs, DDR outputs, and bidirectional DDR modes.

When using the IOE for DDR inputs, the two input registers clock double rate input data on alternating edges. An input latch is also used within the IOE for DDR input acquisition. The latch holds the data that is present during the clock high times. This allows both bits of data to be synchronous with the same clock edge (either rising or falling). Figure 2–65 shows an IOE configured for DDR input. Figure 2–66 shows the DDR input timing diagram.

The Quartus II MegaWizard® Plug-In Manager only allows the implementation of up to 20 receiver or 20 transmitter channels for each fast PLL. These channels operate at up to 840 Mbps. The receiver and transmitter channels are interleaved such that each I/O bank on the left and right side of the device has one receiver channel and one transmitter channel per LAB row. Figure 2–74 shows the fast PLL and channel layout in EP1S10, EP1S20, and EP1S25 devices. Figure 2–75 shows the fast PLL and channel layout in the EP1S30 to EP1S80 devices.





Figure 2-74. Fast PLL & Channel Layout in the EP1S10, EP1S20 or EP1S25 Devices Note (1)

Notes to Figure 2-74:

- Wire-bond packages support up to 624 Mbps.
- (2) See Table 2–41 for the number of channels each device supports.
- (3) There is a multiplexer here to select the PLL clock source. If a PLL uses this multiplexer to clock channels outside of its bank quadrant, those clocked channels support up to 840 Mbps for "high" speed channels and 462 Mbps for "low" speed channels, as labeled in the device pin-outs at www.altera.com.

Figure 3-2. Stratix Device Remote Update



Note to Figure 3-2:

(1) When the Stratix device is configured with the factory configuration, it can handle update data from EPC16, EPC8, or EPC4 configuration device pages and point to the next page in the configuration device.

The temperature-sensing diode works for the entire operating range shown in Figure 3–6.




Figure 3-6. Temperature vs. Temperature-Sensing Diode Voltage

Table 4–13	Table 4–13. HyperTransport Technology Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
V _{CCIO}	I/O supply voltage		2.375	2.5	2.625	٧				
V _{ID} (peak- to-peak)	Input differential voltage swing (single-ended)		300		900	mV				
V _{ICM}	Input common mode voltage		300		900	mV				
V _{OD}	Output differential voltage (single-ended)	$R_L = 100 \Omega$	380	485	820	mV				
Δ V _{OD}	Change in V _{OD} between high and low	$R_L = 100 \Omega$			50	mV				
V _{OCM}	Output common mode voltage	$R_L = 100 \Omega$	440	650	780	mV				
Δ V _{OCM}	Change in V _{OCM} between high and low	$R_L = 100 \Omega$			50	mV				
R _L	Receiver differential input resistor		90	100	110	Ω				

Table 4–14	Table 4–14. 3.3-V PCI Specifications										
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit					
V _{CCIO}	Output supply voltage		3.0	3.3	3.6	V					
V _{IH}	High-level input voltage		0.5 × V _{CCIO}		V _{CCIO} + 0.5	V					
V _{IL}	Low-level input voltage		-0.5		0.3 × V _{CCIO}	V					
V _{OH}	High-level output voltage	I _{OUT} = -500 μA	0.9 × V _{CCIO}			V					
V _{OL}	Low-level output voltage	I _{OUT} = 1,500 μA			0.1 × V _{CCIO}	V					

Table 4–31. CTT I/O Specifications										
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
V_{CCIO}	Output supply voltage		2.05	3.3	3.6	V				
V_{TT}/V_{REF}	Termination and input reference voltage		1.35	1.5	1.65	V				
V _{IH}	High-level input voltage		V _{REF} + 0.2			V				
V _{IL}	Low-level input voltage				V _{REF} - 0.2	V				
V _{OH}	High-level output voltage	$I_{OH} = -8 \text{ mA}$	V _{REF} + 0.4			V				
V _{OL}	Low-level output voltage	I _{OL} = 8 mA			V _{REF} - 0.4	V				
Io	Output leakage current (when output is high Z)	GND ≤V _{OUT} ≤ V _{CCIO}	-10		10	μΑ				

Table 4–32. Bu	Table 4–32. Bus Hold Parameters									
		V _{CCIO} Level								
Parameter	Conditions	1.5 V		1.8 V		2.5 V		3.3 V		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Low sustaining current	$V_{IN} > V_{IL}$ (maximum)	25		30		50		70		μА
High sustaining current	V _{IN} < V _{IH} (minimum)	-25		-30		- 50		-70		μА
Low overdrive current	0 V < V _{IN} < V _{CCIO}		160		200		300		500	μА
High overdrive current	0 V < V _{IN} < V _{CCIO}		-160		-200		-300		-500	μА
Bus-hold trip point		0.5	1.0	0.68	1.07	0.7	1.7	0.8	2.0	V

External Timing Parameters

External timing parameters are specified by device density and speed grade. Figure 4–4 shows the pin-to-pin timing model for bidirectional IOE pin timing. All registers are within the IOE.

OE Register PRN D t_{INSU} Dedicated t_{INH} Clock t_{OUTCO} CLRN t_{XZ} t_{ZX} Output Register PRN Bidirectional Pin CLRN Input Register PRN CLRN

Figure 4-4. External Timing in Stratix Devices

All external timing parameters reported in this section are defined with respect to the dedicated clock pin as the starting point. All external I/O timing parameters shown are for 3.3-V LVTTL I/O standard with the 24-mA current strength and fast slew rate. For external I/O timing using standards other than LVTTL or for different current strengths, use the I/O standard input and output delay adders in Tables 4–103 through 4–108.

Table 4–53. Stratix Regional Clock External I/O Ti	iming Parameters (Part 2
of 2) Notes (1), (2)	

Symbol	Parameter
t _{XZPLL}	Synchronous IOE output enable register to output pin disable delay using regional clock fed by Enhanced PLL with default phase setting
t _{ZXPLL}	Synchronous IOE output enable register to output pin enable delay using regional clock fed by Enhanced PLL with default phase setting

Notes to Table 4–53:

- (1) These timing parameters are sample-tested only.
- (2) These timing parameters are for column and row IOE pins. You should use the Quartus II software to verify the external timing for any pin.

Table 4–54 shows the external I/O timing parameters when using global clock networks.

Table 4–3 (2)	Table 4–54. Stratix Global Clock External I/O Timing Parameters Notes (1), (2)						
Symbol	Parameter						
t _{INSU}	Setup time for input or bidirectional pin using IOE input register with global clock fed by ${\tt CLK}$ pin						
t _{INH}	Hold time for input or bidirectional pin using IOE input register with global clock fed by CLK pin						
t _{OUTCO}	Clock-to-output delay output or bidirectional pin using IOE output register with global clock fed by CLK pin						
t _{INSUPLL}	Setup time for input or bidirectional pin using IOE input register with global clock fed by Enhanced PLL with default phase setting						
t _{INHPLL}	Hold time for input or bidirectional pin using IOE input register with global clock fed by Enhanced PLL with default phase setting						
t _{OUTCOPLL}	Clock-to-output delay output or bidirectional pin using IOE output register with global clock Enhanced PLL with default phase setting						
t _{XZPLL}	Synchronous IOE output enable register to output pin disable delay using global clock fed by Enhanced PLL with default phase setting						
t _{ZXPLL}	Synchronous IOE output enable register to output pin enable delay using global clock fed by Enhanced PLL with default phase setting						

Notes to Table 4-54:

- (1) These timing parameters are sample-tested only.
- (2) These timing parameters are for column and row IOE pins. You should use the Quartus II software to verify the external timing for any pin.

Tables 4–61 through 4–66 show the external timing parameters on column and row pins for EP1S20 devices.

Table 4–61. EP1S20 External I/O Timing on Column Pins Using Fast Regional Clock Networks Note (1) -5 Speed Grade -6 Speed Grade -7 Speed Grade -8 Speed Grade Parameter Unit Min Max Min Max Min Max Min Max 2.065 2.245 2.576 NA ns t_{INSU} 0.000 0.000 0.000 NA ns t_{INH} 2.283 4.622 2.283 4.916 2.283 5.310 NA NA toutco ns 2.223 2.223 4.496 4.784 2.223 5.186 NA NA t_{XZ} ns 2.223 4.496 2.223 4.784 2.223 5.186 NA NA t_{ZX} ns

Table 4–62. I	Table 4–62. EP1S20 External I/O Timing on Column Pins Using Regional Clock Networks Note (1)									
Davamatav	-5 Speed Grade		-6 Speed Grade		-7 Speed Grade		-8 Speed Grade			
Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
t _{INSU}	1.541		1.680		1.931		NA		ns	
t _{INH}	0.000		0.000		0.000		NA		ns	
t _{OUTCO}	2.597	5.146	2.597	5.481	2.597	5.955	NA	NA	ns	
t _{XZ}	2.537	5.020	2.537	5.349	2.537	5.831	NA	NA	ns	
t _{ZX}	2.537	5.020	2.537	5.349	2.537	5.831	NA	NA	ns	
t _{INSUPLL}	0.777		0.818		0.937		NA		ns	
t _{INHPLL}	0.000		0.000		0.000		NA		ns	
t _{OUTCOPLL}	1.296	2.690	1.296	2.801	1.296	2.876	NA	NA	ns	
t _{XZPLL}	1.236	2.564	1.236	2.669	1.236	2.752	NA	NA	ns	
t _{ZXPLL}	1.236	2.564	1.236	2.669	1.236	2.752	NA	NA	ns	

Table 4–87. EP1S60 External I/O Timing on Column Pins Using Global Clock Networks Note (1)									
	-5 Speed Grade		-6 Speed Grade		-7 Spee	d Grade	-8 Spee	1124	
Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{INSU}	2.000		2.152		2.441		NA		ns
t _{INH}	0.000		0.000		0.000		NA		ns
t _{OUTCO}	3.051	5.900	3.051	6.340	3.051	6.977	NA	NA	ns
t _{XZ}	2.991	5.774	2.991	6.208	2.991	6.853	NA	NA	ns
t _{ZX}	2.991	5.774	2.991	6.208	2.991	6.853	NA	NA	ns
t _{INSUPLL}	1.315		1.362		1.543		NA		ns
t _{INHPLL}	0.000		0.000		0.000		NA		ns
t _{OUTCOPLL}	1.029	2.196	1.029	2.303	1.029	2.323	NA	NA	ns
t _{XZPLL}	0.969	2.070	0.969	2.171	0.969	2.199	NA	NA	ns
t _{ZXPLL}	0.969	2.070	0.969	2.171	0.969	2.199	NA	NA	ns

Table 4–88. EP1S60 External I/O Timing on Row Pins Using Fast Regional Clock Networks Note (1)									
Dovometer	-5 Spee	d Grade	-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		1114
Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{INSU}	3.144		3.393		3.867		NA		ns
t _{INH}	0.000		0.000		0.000		NA		ns
t _{OUTCO}	2.643	5.275	2.643	5.654	2.643	6.140	NA	NA	ns
t _{XZ}	2.670	5.329	2.670	5.710	2.670	6.208	NA	NA	ns
t _{ZX}	2.670	5.329	2.670	5.710	2.670	6.208	NA	NA	ns

Table 4–102. Reporting Methodology For Minimum Timi	ng For Single-Ended Output Pins (Part 2 of 2)
Notes (1), (2), (3)	


1/0 0111		Measurement Point						
I/O Standard	\mathbf{R}_{UP}	R_{DN}	R _S	\mathbf{R}_{T}	V _{CCIO} (V)	VTT (V)	C _L (pF)	V _{MEAS}
3.3-V CTT	_	=-	25	50	3.600	1.650	30	1.650

Notes to Table 4–102:

- (1) Input measurement point at internal node is $0.5 \times V_{CCINT}$.
- (2) Output measuring point for data is V_{MEAS}. When two values are given, the first is the measurement point on the rising edge and the other is for the falling edge.
- (3) Input stimulus edge rate is 0 to V_{CCINT} in 0.5 ns (internal signal) from the driver preceding the I/O buffer.
- (4) The first value is for the output rising edge and the second value is for the output falling edge. The hyphen (-) indicates infinite resistance or disconnection.

Figure 4–8 shows the measurement setup for output disable and output enable timing. The T_{CHZ} stands for clock to high Z time delay and is the same as $T_{XZ}.$ The T_{CLZ} stands for clock to low Z (driving) time delay and is the same as $T_{ZX}.$

Figure 4–8. Measurement Setup for T_{XZ} and T_{ZX}



Parameter		-5 Speed Grade		-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Uiiit
1.5-V LVTTL	2 mA		5,460		5,733		5,733		5,733	ps
	4 mA		2,690		2,824		2,824		2,824	ps
	8 mA		1,398		1,468		1,468		1,468	ps
GTL+			6		6		6		6	ps
CTT			845		887		887		887	ps
SSTL-3 Class	I		638		670		670		670	ps
SSTL-3 Class	II		144		151		151		151	ps
SSTL-2 Class	I		604		634		634		634	ps
SSTL-2 Class	II		211		221		221		221	ps
SSTL-18 Class	s I		955		1,002		1,002		1,002	ps
1.5-V HSTL CI	ass I		733		769		769		769	ps
1.8-V HSTL CI	ass I		372		390		390		390	ps
LVDS			-196		-206		-206		-206	ps
LVPECL			-148		-156		-156		-156	ps
PCML			-147		-155		-155		-155	ps
HyperTranspor technology	t		-93		-98		-98		-98	ps

Note to Table 4–103 through 4–106:

⁽¹⁾ These parameters are only available on row I/O pins.

Table 4–107. Stratix I/O Standard Output Delay Adders for Slow Slew Rate on Column Pins (Part 1 of 2)										
		-5 Spee	-5 Speed Grade -6 Speed Grade -7 Speed Gr				d Grade	e -8 Speed Grade		1124
Parame	eler	Min	Max	Min	Max	Min	Max	Min	Max	Unit
LVCMOS	2 mA		1,822		1,913		1,913		1,913	ps
	4 mA		684		718		718		718	ps
	8 mA		233		245		245		245	ps
	12 mA		1		1		1		1	ps
	24 mA		-608		-638		-638		-638	ps

High-Speed I/O Specification

 ${\it Table 4-124 provides high-speed timing specifications definitions.}$

Table 4–124. High-Speed Timing Specifications & Terminology						
High-Speed Timing Specification	Terminology					
tc	High-speed receiver/transmitter input and output clock period.					
f _{HSCLK}	High-speed receiver/transmitter input and output clock frequency.					
t _{RISE}	Low-to-high transmission time.					
t _{FALL}	High-to-low transmission time.					
Timing unit interval (TUI)	The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = $1/(Receiver\ Input\ Clock\ Frequency \times Multiplication\ Factor) = t_C/w)$.					
f _{HSDR}	Maximum LVDS data transfer rate (f _{HSDR} = 1/TUI).					
Channel-to-channel skew (TCCS)	The timing difference between the fastest and slowest output edges, including t_{CO} variation and clock skew. The clock is included in the TCCS measurement.					
Sampling window (SW)	The period of time during which the data must be valid to be captured correctly. The setup and hold times determine the ideal strobe position within the sampling window. $SW = t_{SW} \ (max) - t_{SW} \ (min).$					
Input jitter (peak-to-peak)	Peak-to-peak input jitter on high-speed PLLs.					
Output jitter (peak-to-peak)	Peak-to-peak output jitter on high-speed PLLs.					
t _{DUTY}	Duty cycle on high-speed transmitter output clock.					
t _{LOCK}	Lock time for high-speed transmitter and receiver PLLs.					
J	Deserialization factor (width of internal data bus).					
W	PLL multiplication factor.					

Global & Hierarchical Clocking 2–73	Packages 4–81					
Global & Regional Clock Connections	Wire-Bond					
from Side Pins & Fast PLL Outputs 2–85						
from Top Clock Pins & Enhanced PLL	Packages 4-84					
Outputs 2–86	Phase & Delay Shifting 2–96					
Global Clock External I/O Timing	Phase Delay 2–96					
Parameters 4–35	PLL Clock Networks 2–73					
Global Clock Network 2–74	Read/Write Clock Mode 2–49					
Global Clocking 2–75	in Simple Dual-Port Mode 2–50					
Independent Clock Mode 2–44	Regional Clock 2–75					
Input/Output Clock Mode	External I/O Timing Parameters 4–34					
2–46	Regional Clock Bus 2–79					
Simple Dual-Port Mode 2–48	Regional Clock Network 2–75					
True Dual-Port Mode 2–47	Spread-Spectrum Clocking 2–98					
Maximum Input & Output Clock Rates 4–76	Configuration 3–5					
Maximum Input Clock Rates 4-70	32-Bit IDCODE 3–3					
for CLK	and Testing 3–1					
(0, 2, 9, 11) Pins in	Data Sources for Configuration 3–7					
Flip-Chip	Local Update Mode 3–12					
	Local Update Transition Diagram 3-12					
Packages 4–77	Operating Modes 3–5					
Wire-Bond	Partial Reconfiguration 3–7					
Packages 4–79	Remote Update 3–8					
(1, 3, 8, 10) Pins in	Remote Update Transition Diagram 3–11					
Flip-Chip	Schemes 3–7					
Packages 4–78	SignalTap II Embedded Logic Analyzer 3–5 Stratix FPGAs with JRunner 3–7					
Wire-Bond	Control Signals 2–104					
Packages 4-80						
(74) & CLK(1512) Pins in	n					
Flip-Chip	D					
	DC Switching					
Packages 4–76	Absolute Maximum Ratings 4–1					
Wire-Bond	Bus Hold Parameters 4–16					
Packages 4–78	Capacitance 4–17					
Maximum Output Clock Rate	DC & Switching Characteristics 4–1					
for PLL	External Timing Parameters 4–33					
(1, 2, 3, 4) Pins in	Operating Conditions 4–1 Performance 4–20					
Flip-Chip	Power Consumption 4–17					
Packages 4–83	Recommended Operating Conditions 4–1					
Wire-Bond	DDR					
	Double-Data Rate I/O Pins 2–111					
Packages 4–85	Device Features					
(5, 6, 11, 12) Pins in	EP1S10, EP1S20, EP1S25, EP1S30, 1–3					
Flip-Chip	EP1S40, EP1S60, EP1S80, 1–3					

Index-2 Altera Corporation

Differential HSTL Specifications 4–15 DSP	Parameters 4–39 Row Pin
Block Diagram	Fast Regional Clock External I/O Timing
Configuration	Parameters 4–40
for 18 x 18-Bit 2–55	Global Clock External I/O Timing
for 9 x 9-Bit 2–56	Parameters 4–41
Block Interconnect Interface 2–71	Regional Clock External I/O Timing
Block Interface 2–70	Parameters 4–41
Block Signal Sources & Destinations 2–73	EP1S25 Devices
Blocks	Column Pin
Arranged in Columns 2–53	Fast Regional Clock External I/O Timing
in Stratix Devices 2–54	Parameters 4–42
Input Register Modes 2-60	Global Clock External I/O Timing
Input Registers 2–58	Parameters 4–43
Multiplier	Regional Clock External I/O Timing
2–60	Parameters 4–42
Block 2–57	Row Pin
Signed Representation 2-60	Fast Regional Clock External I/O Timing
Sub-Block 2–57	Parameters 4–43
Sub-Blocks Using Input Shift Register	Global Clock External I/O Timing
Connections 2–59	Parameters 4–44
Pipeline/Post Multiply Register 2–61	Regional Clock External I/O Timing
	Parameters 4–44
E	EP1S30 Devices
L	Column Pin
EP1S10 Devices	Fast Regional Clock External I/O Timing
Column Pin	Parameters 4–45
Fast Regional Clock External I/O Timing	Global Clock External I/O Timing
Parameters 4–36	Parameters 4–45
Global Clock External I/O Timing Parameters 4–37	Regional Clock External I/O Timing Parameters 4–45
Regional Clock External I/O Timing	Row Pin
Parameters 4–36	Fast Regional Clock External I/O Timing
Row Pin	Parameters 4–46
Fast Regional Clock External I/O Timing	Global Clock External I/O Timing
Parameters 4–37	Parameters 4–47
Global Clock External I/O Timing	Regional Clock External I/O Timing
Parameters 4–38	Parameters 4–47
Regional Clock External I/O Timing	EP1S40 Devices
Parameters 4–38	Column Pin
EP1S20 Devices	Fast Regional Clock External I/O Timing
Column Pin	Parameters 4–48
Fast Regional Clock External I/O Timing	Global Clock External I/O Timing
Parameters 4–39	Parameters 4–49
Global Clock External I/O Timing	Regional Clock External I/O Timing
Parameters 4–40	Parameters 4–48
Regional Clock External I/O Timing	Row Pin

Altera Corporation Index-3