

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	2566
Number of Logic Elements/Cells	25660
Total RAM Bits	1944576
Number of I/O	706
Number of Gates	-
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1020-BBGA
Supplier Device Package	1020-FBGA (33x33)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1s25f1020c7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


Copyright © 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published in

formation and before placing orders for products or services.

I.S. EN ISO 9001

ii Altera Corporation

Figure 2-5. Stratix LE



Each LE's programmable register can be configured for D, T, JK, or SR operation. Each register has data, true asynchronous load data, clock, clock enable, clear, and asynchronous load/preset inputs. Global signals, general-purpose I/O pins, or any internal logic can drive the register's clock and clear control signals. Either general-purpose I/O pins or internal logic can drive the clock enable, preset, asynchronous load, and asynchronous data. The asynchronous load data input comes from the data3 input of the LE. For combinatorial functions, the register is bypassed and the output of the LUT drives directly to the outputs of the LE.

Each LE has three outputs that drive the local, row, and column routing resources. The LUT or register output can drive these three outputs independently. Two LE outputs drive column or row and direct link routing connections and one drives local interconnect resources. This allows the LUT to drive one output while the register drives another output. This feature, called register packing, improves device utilization because the device can use the register and the LUT for unrelated

functions. Another special packing mode allows the register output to feed back into the LUT of the same LE so that the register is packed with its own fan-out LUT. This provides another mechanism for improved fitting. The LE can also drive out registered and unregistered versions of the LUT output.

#### **LUT Chain & Register Chain**

In addition to the three general routing outputs, the LEs within an LAB have LUT chain and register chain outputs. LUT chain connections allow LUTs within the same LAB to cascade together for wide input functions. Register chain outputs allow registers within the same LAB to cascade together. The register chain output allows an LAB to use LUTs for a single combinatorial function and the registers to be used for an unrelated shift register implementation. These resources speed up connections between LABs while saving local interconnect resources. See "MultiTrack Interconnect" on page 2–14 for more information on LUT chain and register chain connections.

#### addnsub Signal

The LE's dynamic adder/subtractor feature saves logic resources by using one set of LEs to implement both an adder and a subtractor. This feature is controlled by the LAB-wide control signal addnsub. The addnsub signal sets the LAB to perform either A+B or A-B. The LUT computes addition, and subtraction is computed by adding the two's complement of the intended subtractor. The LAB-wide signal converts to two's complement by inverting the B bits within the LAB and setting carry-in = 1 to add one to the least significant bit (LSB). The LSB of an adder/subtractor must be placed in the first LE of the LAB, where the LAB-wide addnsub signal automatically sets the carry-in to 1. The Quartus II Compiler automatically places and uses the adder/subtractor feature when using adder/subtractor parameterized functions.

# **LE Operating Modes**

The Stratix LE can operate in one of the following modes:

- Normal mode
- Dynamic arithmetic mode

Each mode uses LE resources differently. In each mode, eight available inputs to the LE—the four data inputs from the LAB local interconnect; carry-in0 and carry-in1 from the previous LE; the LAB carry-in from the previous carry-chain LAB; and the register chain connection—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear,


asynchronous preset load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes. The addnsub control signal is allowed in arithmetic mode.

The Quartus II software, in conjunction with parameterized functions such as library of parameterized modules (LPM) functions, automatically chooses the appropriate mode for common functions such as counters, adders, subtractors, and arithmetic functions. If required, you can also create special-purpose functions that specify which LE operating mode to use for optimal performance.

#### Normal Mode

The normal mode is suitable for general logic applications and combinatorial functions. In normal mode, four data inputs from the LAB local interconnect are inputs to a four-input LUT (see Figure 2–6). The Quartus II Compiler automatically selects the carry-in or the data3 signal as one of the inputs to the LUT. Each LE can use LUT chain connections to drive its combinatorial output directly to the next LE in the LAB. Asynchronous load data for the register comes from the data3 input of the LE. LEs in normal mode support packed registers.

Figure 2-6. LE in Normal Mode



Note to Figure 2-6:

(1) This signal is only allowed in normal mode if the LE is at the end of an adder/subtractor chain.

Table 2–3. TriMatrix Memory Features (Part 2 of 2)										
Memory Feature	M512 RAM Block (32 × 18 Bits)	M4K RAM Block (128 × 36 Bits)	M-RAM Block (4K × 144 Bits)							
Configurations	512 × 1 256 × 2 128 × 4 64 × 8 64 × 9 32 × 16 32 × 18	4K × 1 2K × 2 1K × 4 512 × 8 512 × 9 256 × 16 256 × 18 128 × 32 128 × 36	64K × 8 64K × 9 32K × 16 32K × 18 16K × 32 16K × 36 8K × 64 8K × 72 4K × 128 4K × 144							

*Notes to Table 2–3:* 

- (1) See Table 4–36 for maximum performance information.
- (2) The M-RAM block does not support memory initializations. However, the M-RAM block can emulate a ROM function using a dual-port RAM bock. The Stratix device must write to the dual-port memory once and then disable the write-enable ports afterwards.




Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both read and write operations.

## **Memory Modes**

TriMatrix memory blocks include input registers that synchronize writes and output registers to pipeline designs and improve system performance. M4K and M-RAM memory blocks offer a true dual-port mode to support any combination of two-port operations: two reads, two writes, or one read and one write at two different clock frequencies. Figure 2–12 shows true dual-port memory.

Figure 2-12. True Dual-Port Memory Configuration



#### M-RAM Block

The largest TriMatrix memory block, the M-RAM block, is useful for applications where a large volume of data must be stored on-chip. Each block contains 589,824 RAM bits (including parity bits). The M-RAM block can be configured in the following modes:

- True dual-port RAM
- Simple dual-port RAM
- Single-port RAM
- FIFO RAM

You cannot use an initialization file to initialize the contents of a M-RAM block. All M-RAM block contents power up to an undefined value. Only synchronous operation is supported in the M-RAM block, so all inputs are registered. Output registers can be bypassed. The memory address and output width can be configured as  $64 \text{K} \times 8$  (or  $64 \text{K} \times 9$  bits),  $32 \text{K} \times 16$  (or  $32 \text{K} \times 18$  bits),  $16 \text{K} \times 32$  (or  $16 \text{K} \times 36$  bits),  $8 \text{K} \times 64$  (or  $8 \text{K} \times 72$  bits), and  $4 \text{K} \times 128$  (or  $4 \text{K} \times 144$  bits). The  $4 \text{K} \times 128$  configuration is unavailable in true dual-port mode because there are a total of 144 data output drivers in the block. Mixed-width configurations are also possible, allowing different read and write widths. Tables 2–8 and 2–9 summarize the possible M-RAM block configurations:

Table 2–8. M-RAM Block Configurations (Simple Dual-Port)										
Read Port	Write Port									
neau ruit	64K × 9	32K × 18	16K × 36	8K × 72	4K × 144					
64K × 9	<b>✓</b>	<b>✓</b>	✓	<b>✓</b>						
32K × 18	✓	✓	✓	✓						
16K × 36	✓	✓	✓	✓						
8K × 72	<b>✓</b>	<b>✓</b>	✓	<b>✓</b>						
4K × 144					✓					

Table 2–12 shows the input and output data signal connections for the column units (B1 to B6 and A1 to A6). It also shows the address and control signal input connections to the row units (R1 to R11).

Unit Interface Block	Input Signals	Output Signals
R1	addressa[70]	
R2	addressa[158]	
R3	byte_enable_a[70] renwe_a	
R4	-	
R5	-	
R6	clock_a clocken_a clock_b clocken_b	
R7	-	
R8	-	
R9	byte_enable_b[70] renwe_b	
R10	addressb[158]	
R11	addressb[70]	
B1	datain_b[7160]	dataout_b[7160]
B2	datain_b[5948]	dataout_b[5948]
B3	datain_b[4736]	dataout_b[4736]
B4	datain_b[3524]	dataout_b[3524]
B5	datain_b[2312]	dataout_b[2312]
B6	datain_b[110]	dataout_b[110]
A1	datain_a[7160]	dataout_a[7160]
A2	datain_a[5948]	dataout_a[5948]
A3	datain_a[4736]	dataout_a[4736]
A4	datain_a[3524]	dataout_a[3524]
A5	datain_a[2312]	dataout_a[2312]
A6	datain_a[110]	dataout_a[110]




Figure 2-39. Four-Multipliers Adder Mode

Notes to Figure 2-39:

- (1) These signals are not registered or registered once to match the data path pipeline.
- (2) These signals are not registered, registered once, or registered twice for latency to match the data path pipeline.





Figure 2-48. EP1S30, EP1S40, EP1S60, EP1S80 Device I/O Clock Groups

You can use the Quartus II software to control whether a clock input pin is either global, regional, or fast regional. The Quartus II software automatically selects the clocking resources if not specified.

#### **Enhanced & Fast PLLs**

Stratix devices provide robust clock management and synthesis using up to four enhanced PLLs and eight fast PLLs. These PLLs increase performance and provide advanced clock interfacing and clock-frequency synthesis. With features such as clock switchover, spread spectrum clocking, programmable bandwidth, phase and delay control, and PLL reconfiguration, the Stratix device's enhanced PLLs provide you with complete control of your clocks and system timing. The fast PLLs



**Figure 2–70. Stratix I/O Banks** Notes (1), (2), (3)

#### *Notes to Figure 2–70:*

- (1) Figure 2–70 is a top view of the silicon die. This will correspond to a top-down view for non-flip-chip packages, but will be a reverse view for flip-chip packages.
- (2) Figure 2–70 is a graphic representation only. See the device pin-outs on the web (www.altera.com) and the Quartus II software for exact locations.
- (3) Banks 9 through 12 are enhanced PLL external clock output banks.
- (4) If the high-speed differential I/O pins are not used for high-speed differential signaling, they can support all of the I/O standards except HSTL Class I and II, GTL, SSTL-18 Class II, PCI, PCI-X 1.0, and AGP 1×/2×.
- (5) For guidelines for placing single-ended I/O pads next to differential I/O pads, see the Selectable I/O Standards in Stratix and Stratix GX Devices chapter in the Stratix Device Handbook, Volume 2.

Table 2-39	Table 2–39. EP1S40 Differential Channels (Part 2 of 2) Note (1)												
	Transmitter/	Total	Maximum	C	Center Fast PLLs				Corner Fast PLLs (2), (3)				
Package	Receiver	Channels	Speed (Mbps)	PLL1	PLL2	PLL3	PLL4	PLL7	PLL8	PLL9	PLL10		
956-pin	Transmitter	80	840	18	17	17	18	20	20	20	20		
BGA	(4)		840 (5)	35	35	35	35	20	20	20	20		
	Receiver	80	840	20	20	20	20	18	17	17	18		
			840 (5)	40	40	40	40	18	17	17	18		
1,020-pin FineLine	Transmitter (4)	80 (10) <i>(7)</i>	840	18 (2)	17 (3)	17 (3)	18 (2)	20	20	20	20		
BGA			840 (5), (8)	35 (5)	35 (5)	35 (5)	35 (5)	20	20	20	20		
		80 (10) <i>(7)</i>	840	20	20	20	20	18 (2)	17 (3)	17 (3)	18 (2)		
			840 (5), (8)	40	40	40	40	18 (2)	17 (3)	17 (3)	18 (2)		
1,508-pin FineLine	Transmitter (4)	80 (10) <i>(7)</i>	840	18 (2)	17 (3)	17 (3)	18 (2)	20	20	20	20		
BGA			840 (5), (8)	35 (5)	35 (5)	35 (5)	35 (5)	20	20	20	20		
	Receiver	80 (10) <i>(7)</i>	840	20	20	20	20	18 (2)	17 (3)	17 (3)	18 (2)		
			840 (5), (8)	40	40	40	40	18 (2)	17 (3)	17 (3)	18 (2)		

Table 2–40. EP1S60 Differential Channels (Part 1 of 2) Note (1)											
	Transmitter/	Total Channels	Maximum	C	enter F	ast PLI	.s	Corner Fast PLLs (2), (3)			
Package	Receiver		Speed (Mbps)	PLL1	PLL2	PLL3	PLL4	PLL7	PLL8	PLL9	PLL10
956-pin	Transmitter	80	840	12	10	10	12	20	20	20	20
BGA	(4)		840 (5), (8)	22	22	22	22	20	20	20	20
	Receiver 80	80	840	20	20	20	20	12	10	10	12
			840 <i>(5), (8)</i>	40	40	40	40	12	10	10	12

While in the factory configuration, the factory-configuration logic performs the following operations:

- Loads a remote update-control register to determine the page address of the new application configuration
- Determines whether to enable a user watchdog timer for the application configuration
- Determines what the watchdog timer setting should be if it is enabled

The user watchdog timer is a counter that must be continually reset within a specific amount of time in the user mode of an application configuration to ensure that valid configuration occurred during a remote update. Only valid application configurations designed for remote update can reset the user watchdog timer in user mode. If a valid application configuration does not reset the user watchdog timer in a specific amount of time, the timer updates a status register and loads the factory configuration. The user watchdog timer is automatically disabled for factory configurations.

If an error occurs in loading the application configuration, the configuration logic writes a status register to specify the cause of the error. Once this occurs, the Stratix device automatically loads the factory configuration, which reads the status register and determines the reason for reconfiguration. Based on the reason, the factory configuration will take appropriate steps and will write the remote update control register to specify the next application configuration page to be loaded.

When the Stratix device successfully loads the application configuration, it enters into user mode. The Stratix device then executes the main application of the user. Intellectual property (IP), such as a Nios® (16-bit ISA) and Nios® II (32-bit ISA) embedded processors, can help the Stratix device determine when remote update is coming. The Nios embedded processor or user logic receives incoming data, writes it to the configuration device, and loads the factory configuration. The factory configuration will read the remote update status register and determine the valid application configuration to load. Figure 3–2 shows the Stratix remote update. Figure 3–3 shows the transition diagram for remote update mode.

Table 4-28	Table 4–28. 1.8-V HSTL Class I Specifications											
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit						
$V_{CCIO}$	Output supply voltage		1.65	1.80	1.95	V						
$V_{REF}$	Input reference voltage		0.70	0.90	0.95	V						
V <sub>TT</sub>	Termination voltage			V <sub>CCIO</sub> × 0.5		V						
V <sub>IH</sub> (DC)	DC high-level input voltage		V <sub>REF</sub> + 0.1			V						
V <sub>IL</sub> (DC)	DC low-level input voltage		-0.5		V <sub>REF</sub> - 0.1	V						
V <sub>IH</sub> (AC)	AC high-level input voltage		V <sub>REF</sub> + 0.2			V						
V <sub>IL</sub> (AC)	AC low-level input voltage				V <sub>REF</sub> - 0.2	V						
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -8 \text{ mA } (3)$	V <sub>CCIO</sub> - 0.4			V						
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8 mA (3)			0.4	V						

Table 4–29.	Table 4–29. 1.8-V HSTL Class II Specifications											
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit						
V <sub>CCIO</sub>	Output supply voltage		1.65	1.80	1.95	V						
$V_{REF}$	Input reference voltage		0.70	0.90	0.95	V						
V <sub>TT</sub>	Termination voltage			V <sub>CCIO</sub> × 0.5		V						
V <sub>IH</sub> (DC)	DC high-level input voltage		V <sub>REF</sub> + 0.1			V						
V <sub>IL</sub> (DC)	DC low-level input voltage		-0.5		V <sub>REF</sub> - 0.1	V						
V <sub>IH</sub> (AC)	AC high-level input voltage		V <sub>REF</sub> + 0.2			V						
V <sub>IL</sub> (AC)	AC low-level input voltage				V <sub>REF</sub> - 0.2	V						
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -16 \text{ mA } (3)$	V <sub>CCIO</sub> - 0.4			V						
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 16 mA <i>(3)</i>			0.4	V						

Table 4–30. 1.5-V Differential HSTL Class I & Class II Specifications											
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit					
V <sub>CCIO</sub>	I/O supply voltage		1.4	1.5	1.6	V					
V <sub>DIF</sub> (DC)	DC input differential voltage		0.2			V					
V <sub>CM</sub> (DC)	DC common mode input voltage		0.68		0.9	V					
V <sub>DIF</sub> (AC)	AC differential input voltage		0.4			V					

Table 4-33	. Stratix Device Capacitance Note (5)				
Symbol	Parameter	Minimum	Typical	Maximum	Unit
C <sub>IOTB</sub>	Input capacitance on I/O pins in I/O banks 3, 4, 7, and 8.		11.5		pF
C <sub>IOLR</sub>	Input capacitance on I/O pins in I/O banks 1, 2, 5, and 6, including high-speed differential receiver and transmitter pins.		8.2		pF
C <sub>CLKTB</sub>	Input capacitance on top/bottom clock input pins: CLK [4:7] and CLK [12:15].		11.5		pF
C <sub>CLKLR</sub>	Input capacitance on left/right clock inputs: CLK1, CLK3, CLK8, CLK10.		7.8		pF
C <sub>CLKLR+</sub>	Input capacitance on left/right clock inputs: CLK0, CLK2, CLK9, and CLK11.		4.4		pF

#### Notes to Tables 4–10 through 4–33:

- (1) When  $tx_outclock$  port of altlvds\_tx megafunction is 717 MHz,  $V_{OD(min)} = 235$  mV on the output clock pin.
- (2) Pin pull-up resistance values will lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (3) Drive strength is programmable according to the values shown in the *Stratix Architecture* chapter of the *Stratix Device Handbook, Volume 1*.
- (4) V<sub>REF</sub> specifies the center point of the switching range.
- (5) Capacitance is sample-tested only. Capacitance is measured using time-domain reflections (TDR). Measurement accuracy is within ±0.5 pF.
- (6)  $V_{IO}$  and  $V_{CM}$  have multiple ranges and values for J=1 through 10.

# Power Consumption

Altera® offers two ways to calculate power for a design: the Altera web power calculator and the PowerGauge<sup>TM</sup> feature in the Quartus® II software.

The interactive power calculator on the Altera web site is typically used prior to designing the FPGA in order to get a magnitude estimate of the device power. The Quartus II software PowerGauge feature allows you to apply test vectors against your design for more accurate power consumption modeling.

In both cases, these calculations should only be used as an estimation of power, not as a specification.

Stratix devices require a certain amount of power-up current to successfully power up because of the small process geometry on which they are fabricated.

Table 4–34 shows the maximum power-up current ( $I_{CCINT}$ ) required to power a Stratix device. This specification is for commercial operating conditions. Measurements were performed with an isolated Stratix device on the board to characterize the power-up current of an isolated

Table 4-47. DSP BI	Table 4–47. DSP Block Internal Timing Microparameters (Part 2 of 2)											
Symbol	-	-5		-6		-7		-8				
	Min	Max	Min	Max	Min	Max	Min	Max	Unit			
t <sub>PIPE2OUTREG2ADD</sub>		2,002		2,203		2,533		2,980	ps			
t <sub>PIPE2OUTREG4ADD</sub>		2,899		3,189		3,667		4,314	ps			
t <sub>PD9</sub>		3,709		4,081		4,692		5,520	ps			
t <sub>PD18</sub>		4,795		5,275		6,065		7,135	ps			
t <sub>PD36</sub>		7,495		8,245		9,481		11,154	ps			
t <sub>CLR</sub>	450		500		575		676		ps			
t <sub>CLKHL</sub>	1,350		1,500		1,724		2,029		ps			

Table 4–48. M512	Table 4–48. M512 Block Internal Timing Microparameters											
Ourseh e l	-	-5		-6		7	-8					
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit			
t <sub>M512RC</sub>		3,340		3,816		4,387		5,162	ps			
t <sub>M512WC</sub>		3,138		3,590		4,128		4,860	ps			
t <sub>M512WERESU</sub>	110		123		141		166		ps			
t <sub>M512WEREH</sub>	34		38		43		51		ps			
t <sub>M512CLKENSU</sub>	215		215		247		290		ps			
t <sub>M512CLKENH</sub>	-70		-70		-81		-95		ps			
t <sub>M512DATASU</sub>	110		123		141		166		ps			
t <sub>M512DATAH</sub>	34		38		43		51		ps			
t <sub>M512WADDRSU</sub>	110		123		141		166		ps			
t <sub>M512WADDRH</sub>	34		38		43		51		ps			
t <sub>M512RADDRSU</sub>	110		123		141		166		ps			
t <sub>M512RADDRH</sub>	34		38		43		51		ps			
t <sub>M512DATACO1</sub>		424		472		541		637	ps			
t <sub>M512DATACO2</sub>		3,366		3,846		4,421		5,203	ps			
t <sub>M512CLKHL</sub>	1,000		1,111		1,190		1,400		ps			
t <sub>M512CLR</sub>	170		189		217		255		ps			

Tables 4–67 through 4–72 show the external timing parameters on column and row pins for EP1S25 devices.

Table 4–67. EP1S25 External I/O Timing on Column Pins Using Fast Regional Clock Networks										
Parameter	-5 Speed Grade		-6 Speed Grade		-7 Spee	d Grade	-8 Spee	11!4		
	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
t <sub>INSU</sub>	2.412		2.613		2.968		3.468		ns	
t <sub>INH</sub>	0.000		0.000		0.000		0.000		ns	
t <sub>OUTCO</sub>	2.196	4.475	2.196	4.748	2.196	5.118	2.196	5.603	ns	
t <sub>XZ</sub>	2.136	4.349	2.136	4.616	2.136	4.994	2.136	5.488	ns	
t <sub>ZX</sub>	2.136	4.349	2.136	4.616	2.136	4.994	2.136	5.488	ns	

Table 4–68. EP1S25 External I/O Timing on Column Pins Using Regional Clock Networks											
Daramatar	-5 Speed Grade		-6 Speed Grade		-7 Spee	d Grade	-8 Spee	Unit			
Parameter	Min	Min Max		Min Max		Min Max		Min Max			
t <sub>INSU</sub>	1.535		1.661		1.877		2.125		ns		
t <sub>INH</sub>	0.000		0.000		0.000		0.000		ns		
t <sub>оитсо</sub>	2.739	5.396	2.739	5.746	2.739	6.262	2.739	6.946	ns		
t <sub>XZ</sub>	2.679	5.270	2.679	5.614	2.679	6.138	2.679	6.831	ns		
t <sub>ZX</sub>	2.679	5.270	2.679	5.614	2.679	6.138	2.679	6.831	ns		
t <sub>INSUPLL</sub>	0.934		0.980		1.092		1.231		ns		
t <sub>INHPLL</sub>	0.000		0.000		0.000		0.000		ns		
toutcopll	1.316	2.733	1.316	2.839	1.316	2.921	1.316	3.110	ns		
t <sup>XZPLL</sup>	1.256	2.607	1.256	2.707	1.256	2.797	1.256	2.995	ns		
t <sub>ZXPLL</sub>	1.256	2.607	1.256	2.707	1.256	2.797	1.256	2.995	ns		

Parameter	-5 Spee	d Grade	-6 Speed Grade		-7 Spee	d Grade	-8 Spee		
	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>INSU</sub>	0.884		0.976		1.118		NA		ns
t <sub>INH</sub>	0.000		0.000		0.000		NA		ns
t <sub>outco</sub>	3.267	6.274	3.267	6.721	3.267	7.415	NA	NA	ns
t <sub>XZ</sub>	3.207	6.148	3.207	6.589	3.207	7.291	NA	NA	ns
t <sub>ZX</sub>	3.207	6.148	3.207	6.589	3.207	7.291	NA	NA	ns
t <sub>INSUPLL</sub>	0.506		0.656		0.838		NA		ns
t <sub>INHPLL</sub>	0.000		0.000		0.000		NA		ns
t <sub>OUTCOPLL</sub>	1.635	2.805	1.635	2.809	1.635	2.828	NA	NA	ns
t <sub>XZPLL</sub>	1.575	2.679	1.575	2.677	1.575	2.704	NA	NA	ns
t <sub>ZXPLL</sub>	1.575	2.679	1.575	2.677	1.575	2.704	NA	NA	ns

Table 4–94. EP1S80 External I/O Timing on Row Pins Using Fast Regional Clock Networks Note (1)										
Parameter	-5 Speed Grade		-6 Speed Grade		-7 Spee	d Grade	-8 Spee	Unit		
	Min	Max	Min	Max	Min	Max	Min	Max		
t <sub>INSU</sub>	2.792		2.993		3.386		NA		ns	
t <sub>INH</sub>	0.000		0.000		0.000		NA		ns	
t <sub>outco</sub>	2.619	5.235	2.619	5.609	2.619	6.086	NA	NA	ns	
t <sub>XZ</sub>	2.646	5.289	2.646	5.665	2.646	6.154	NA	NA	ns	
t <sub>ZX</sub>	2.646	5.289	2.646	5.665	2.646	6.154	NA	NA	ns	

#### Skew on Input Pins

Table 4–99 shows the package skews that were considered to get the worst case I/O skew value. You can use these values, for example, when calculating the timing budget on the input (read) side of a memory interface.

Table 4–99. Package Skew on Input Pins									
Package Parameter	Worst-Case Skew (ps)								
Pins in the same I/O bank	50								
Pins in top/bottom (vertical I/O) banks	50								
Pins in left/right side (horizontal I/O) banks	50								
Pins across the entire device	100								

#### PLL Counter & Clock Network Skews

Table 4–100 shows the clock skews between different clock outputs from the Stratix device PLL.

Table 4–100. PLL Counter & Clock Network Skews									
Parameter	Worst-Case Skew (ps)								
Clock skew between two external clock outputs driven by the same counter	100								
Clock skew between two external clock outputs driven by the different counters with the same settings	150								
Dual-purpose PLL dedicated clock output used as I/O pin vs. regular I/O pin	270 (1)								
Clock skew between any two outputs of the PLL that drive global clock networks	150								

Note to Table 4-100:

(1) The Quartus II software models 270 ps of delay on the PLL dedicated clock output (PLL6\_OUT[3..0]p/n and PLL5\_OUT[3..0]p/n) pins both when used as clocks and when used as I/O pins.

# I/O Timing Measurement Methodology

Different I/O standards require different baseline loading techniques for reporting timing delays. Altera characterizes timing delays with the required termination and loading for each I/O standard. The timing information is specified from the input clock pin up to the output pin of

Tables 4–105 through 4–108 show the output adder delays associated with column and row I/O pins for both fast and slow slew rates. If an I/O standard is selected other than 3.3-V LVTTL 4mA or LVCMOS 2 mA with a fast slew rate, add the selected delay to the external  $t_{\rm OUTCO}$ ,  $t_{\rm OUTCOPLL}$ ,  $t_{\rm XZ}$ ,  $t_{\rm XZPLL}$ , and  $t_{\rm ZXPLL}$  I/O parameters shown in Table 4–55 on page 4–36 through Table 4–96 on page 4–56.

Table 4–105. Stratix I/O Standard Output Delay Adders for Fast Slew Rate on Column Pins (Part 1 of 2)										
Donomo		-5 Speed Grade		-6 Spee	d Grade	-7 Spee	d Grade	-8 Spee	Heit	
Parame	ter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
LVCMOS	2 mA		1,895		1,990		1,990		1,990	ps
	4 mA		956		1,004		1,004		1,004	ps
	8 mA		189		198		198		198	ps
	12 mA		0		0		0		0	ps
	24 mA		-157		-165		-165		-165	ps
3.3-V LVTTL	4 mA		1,895		1,990		1,990		1,990	ps
	8 mA		1,347		1,414		1,414		1,414	ps
	12 mA		636		668		668		668	ps
	16 mA		561		589		589		589	ps
	24 mA		0		0		0		0	ps
2.5-V LVTTL	2 mA		2,517		2,643		2,643		2,643	ps
	8 mA		834		875		875		875	ps
	12 mA		504		529		529		529	ps
	16 mA		194		203		203		203	ps
1.8-V LVTTL	2 mA		1,304		1,369		1,369		1,369	ps
	8 mA		960		1,008		1,008		1,008	ps
	12 mA		960		1,008		1,008		1,008	ps
1.5-V LVTTL	2 mA		6,680		7,014		7,014		7,014	ps
	4 mA		3,275		3,439		3,439		3,439	ps
	8 mA		1,589		1,668		1,668		1,668	ps
GTL			16		17		17		17	ps
GTL+			9		9		9		9	ps
3.3-V PCI			50		52		52		52	ps
3.3-V PCI-X 1.0	)		50		52		52		52	ps
Compact PCI			50		52		52		52	ps
AGP 1×			50		52		52		52	ps
AGP 2×			1,895		1,990		1,990		1,990	ps

0	0	-6 Speed Grade			-7 Speed Grade			-8 Speed Grade			11	
Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
SW	PCML (J = 4, 7, 8, 10) only	800			800			800			ps	
	PCML (J = 2) only	1,200			1,200			1,200			ps	
	PCML (J = 1) only	1,700			1,700			1,700			ps	
	LVDS and LVPECL (J = 1) only	550			550			550			ps	
	LVDS, LVPECL, HyperTransport technology (J = 2 through 10) only	500			500			500			ps	
Input jitter tolerance (peak-to-peak)	All			250			250			250	ps	
Output jitter (peak-to- peak)	All			200			200			200	ps	
Output t <sub>RISE</sub>	LVDS	80	110	120	80	110	120	80	110	120	ps	
	HyperTransport technology	120	170	200	120	170	200	120	170	200	ps	
	LVPECL	100	135	150	100	135	150	100	135	150	ps	
	PCML	80	110	135	80	110	135	80	110	135	ps	
Output t <sub>FALL</sub>	LVDS	80	110	120	80	110	120	80	110	120	ps	
	HyperTransport	110	170	200	110	170	200	110	170	200	ps	
	LVPECL	100	135	160	100	135	160	100	135	160	ps	
	PCML	110	145	175	110	145	175	110	145	175	ps	
t <sub>DUTY</sub>	LVDS (J = 2 through10) only	47.5	50	52.5	47.5	50	52.5	47.5	50	52.5	%	
	LVDS (J =1) and LVPECL, PCML, HyperTransport technology	45	50	55	45	50	55	45	50	55	%	
t <sub>LOCK</sub>	All			100			100			100	μs	

Table 4–126. High-Speed I/O Specifications for Wire-Bond Packages (Part 2 of 2)