



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 2566  |
| Number of Logic Elements/Cells | 25660   |
| Total RAM Bits                 | 1944576   |
| Number of I/O                  | 597   |
| Number of Gates                | -   |
| Voltage - Supply               | 1.425V ~ 1.575V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 780-BBGA  |
| Supplier Device Package        | 780-FBGA (29x29)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/ep1s25f780c5n">https://www.e-xfl.com/product-detail/intel/ep1s25f780c5n</a> |

| Chapter | Date/Version         | Changes Made   |
|---------|----------------------|--|
| 4       | October 2003, v2.1   | <ul style="list-style-type: none"> <li>Added -8 speed grade information.</li> <li>Updated performance information in <a href="#">Table 4–36</a>.</li> <li>Updated timing information in <a href="#">Tables 4–55 through 4–96</a>.</li> <li>Updated delay information in <a href="#">Tables 4–103 through 4–108</a>.</li> <li>Updated programmable delay information in <a href="#">Tables 4–100 and 4–103</a>.</li> </ul>  |
|         | July 2003, v2.0      | <ul style="list-style-type: none"> <li>Updated clock rates in <a href="#">Tables 4–114 through 4–123</a>.</li> <li>Updated speed grade information in the introduction on page 4-1.</li> <li>Corrected figures 4-1 &amp; 4-2 and Table 4-9 to reflect how VID and VOD are specified.</li> <li>Added note 6 to Table 4-32.</li> <li>Updated Stratix Performance Table 4-35.</li> <li>Updated EP1S60 and EP1S80 timing parameters in Tables 4-82 to 4-93. The Stratix timing models are final for all devices.</li> <li>Updated Stratix IOE programmable delay chains in Tables 4-100 to 4-101.</li> <li>Added single-ended I/O standard output pin delay adders for loading in Table 4-102.</li> <li>Added spec for FPLL[10..7]CLK pins in Tables 4-104 and 4-107.</li> <li>Updated high-speed I/O specification for J=2 in Tables 4-114 and 4-115.</li> <li>Updated EPLL specification and fast PLL specification in Tables 4-116 to 4-120.</li> </ul> |
| 5       | September 2004, v2.1 | <ul style="list-style-type: none"> <li>Updated reference to device pin-outs on <a href="#">page 5–1</a> to indicate that device pin-outs are no longer included in this manual and are now available on the Altera web site.</li> </ul>  |
|         | April 2003, v1.0     | <ul style="list-style-type: none"> <li>No new changes in Stratix Device Handbook v2.0.</li> </ul>  |

**Figure 2–11. C4 Interconnect Connections** *Note (1)***Note to Figure 2–11:**

(1) Each C4 interconnect can drive either up or down four rows.

C8 interconnects span eight LABs, M512, or M4K blocks up or down from a source LAB. Every LAB has its own set of C8 interconnects to drive either up or down. C8 interconnect connections between the LABs in a column are similar to the C4 connections shown in [Figure 2-11](#) with the exception that they connect to eight LABs above and below. The C8 interconnects can drive and be driven by all types of architecture blocks similar to C4 interconnects. C8 interconnects can drive each other to extend their range as well as R8 interconnects for column-to-column connections. C8 interconnects are faster than two C4 interconnects.

C16 column interconnects span a length of 16 LABs and provide the fastest resource for long column connections between LABs, TriMatrix memory blocks, DSP blocks, and IOEs. C16 interconnects can cross M-RAM blocks and also drive to row and column interconnects at every fourth LAB. C16 interconnects drive LAB local interconnects via C4 and R4 interconnects and do not drive LAB local interconnects directly.

All embedded blocks communicate with the logic array similar to LAB-to-LAB interfaces. Each block (i.e., TriMatrix memory and DSP blocks) connects to row and column interconnects and has local interconnect regions driven by row and column interconnects. These blocks also have direct link interconnects for fast connections to and from a neighboring LAB. All blocks are fed by the row LAB clocks, `labclk[7..0]`.

**Table 2–9. M-RAM Block Configurations (True Dual-Port)**

| Port A   | Port B  |          |          |         |
|----------|---------|----------|----------|---------|
|          | 64K × 9 | 32K × 18 | 16K × 36 | 8K × 72 |
| 64K × 9  | ✓       | ✓        | ✓        | ✓       |
| 32K × 18 | ✓       | ✓        | ✓        | ✓       |
| 16K × 36 | ✓       | ✓        | ✓        | ✓       |
| 8K × 72  | ✓       | ✓        | ✓        | ✓       |

The read and write operation of the memory is controlled by the **WREN** signal, which sets the ports into either read or write modes. There is no separate read enable (**RE**) signal.

Writing into RAM is controlled by both the **WREN** and byte enable (**byteena**) signals for each port. The default value for the **byteena** signal is high, in which case writing is controlled only by the **WREN** signal. The byte enables are available for the ×18, ×36, and ×72 modes. In the ×144 simple dual-port mode, the two sets of **byteena** signals (**byteena\_a** and **byteena\_b**) are combined to form the necessary 16 byte enables. [Tables 2–10 and 2–11](#) summarize the byte selection.

**Table 2–10. Byte Enable for M-RAM Blocks** *Notes (1), (2)*

| <b>byteena[3..0]</b> | <b>datain ×18</b> | <b>datain ×36</b> | <b>datain ×72</b> |
|----------------------|-------------------|-------------------|-------------------|
| [0] = 1              | [8..0]            | [8..0]            | [8..0]            |
| [1] = 1              | [17..9]           | [17..9]           | [17..9]           |
| [2] = 1              | –                 | [26..18]          | [26..18]          |
| [3] = 1              | –                 | [35..27]          | [35..27]          |
| [4] = 1              | –                 | –                 | [44..36]          |
| [5] = 1              | –                 | –                 | [53..45]          |
| [6] = 1              | –                 | –                 | [62..54]          |
| [7] = 1              | –                 | –                 | [71..63]          |

### *Input Registers*

A bank of optional input registers is located at the input of each multiplier and multiplicand inputs to the multiplier. When these registers are configured for parallel data inputs, they are driven by regular routing resources. You can use a clock signal, asynchronous clear signal, and a clock enable signal to independently control each set of A and B inputs for each multiplier in the DSP block. You select these control signals from a set of four different `clock[3..0]`, `aclr[3..0]`, and `ena[3..0]` signals that drive the entire DSP block.

You can also configure the input registers for a shift register application. In this case, the input registers feed the multiplier and drive two dedicated shift output lines: `shiftoutA` and `shiftoutB`. The shift outputs of one multiplier block directly feed the adjacent multiplier block in the same DSP block (or the next DSP block) as shown in [Figure 2–33](#), to form a shift register chain. This chain can terminate in any block, that is, you can create any length of shift register chain up to 224 registers. You can use the input shift registers for FIR filter applications. One set of shift inputs can provide data for a filter, and the other are coefficients that are optionally loaded in serial or parallel. When implementing  $9 \times 9$ - and  $18 \times 18$ -bit multipliers, you do not need to implement external shift registers in LAB LEs. You implement all the filter circuitry within the DSP block and its routing resources, saving LE and general routing resources for general logic. External registers are needed for shift register inputs when using  $36 \times 36$ -bit multipliers.

### *Pipeline/Post Multiply Register*

The output of  $9 \times 9$ - or  $18 \times 18$ -bit multipliers can optionally feed a register to pipeline multiply-accumulate and multiply-add/subtract functions. For  $36 \times 36$ -bit multipliers, this register will pipeline the multiplier function.

### **Adder/Output Blocks**

The result of the multiplier sub-blocks are sent to the adder/output block which consist of an adder/subtractor/accumulator unit, summation unit, output select multiplexer, and output registers. The results are used to configure the adder/output block as a pure output, accumulator, a simple two-multiplier adder, four-multiplier adder, or final stage of the 36-bit multiplier. You can configure the adder/output block to use output registers in any mode, and must use output registers for the accumulator. The system cannot use adder/output blocks independently of the multiplier. [Figure 2-34](#) shows the adder and output stages.

### *Output Selection Multiplexer*

The outputs from the various elements of the adder/output block are routed through an output selection multiplexer. Based on the DSP block operational mode and user settings, the multiplexer selects whether the output from the multiplier, the adder/subtractor/accumulator, or summation block feeds to the output.

### *Output Registers*

Optional output registers for the DSP block outputs are controlled by four sets of control signals: `clock [3..0]`, `ac1r [3..0]`, and `ena [3..0]`. Output registers can be used in any mode.

## **Modes of Operation**

The adder, subtractor, and accumulate functions of a DSP block have four modes of operation:

- Simple multiplier
- Multiply-accumulator
- Two-multipliers adder
- Four-multipliers adder



Each DSP block can only support one mode. Mixed modes in the same DSP block is not supported.

### *Simple Multiplier Mode*

In simple multiplier mode, the DSP block drives the multiplier sub-block result directly to the output with or without an output register. Up to four  $18 \times 18$ -bit multipliers or eight  $9 \times 9$ -bit multipliers can drive their results directly out of one DSP block. See [Figure 2-35](#).




### *Clock Multiplication & Division*

Each Stratix device enhanced PLL provides clock synthesis for PLL output ports using  $m/(n \times \text{post-scale counter})$  scaling factors. The input clock is divided by a pre-scale divider,  $n$ , and is then multiplied by the  $m$  feedback factor. The control loop drives the VCO to match  $f_{\text{IN}} \times (m/n)$ . Each output port has a unique post-scale counter that divides down the high-frequency VCO. For multiple PLL outputs with different frequencies, the VCO is set to the least common multiple of the output frequencies that meets its frequency specifications. Then, the post-scale dividers scale down the output frequency for each output port. For example, if output frequencies required from one PLL are 33 and 66 MHz, set the VCO to 330 MHz (the least common multiple in the VCO's range). There is one pre-scale counter,  $n$ , and one multiply counter,  $m$ , per PLL, with a range of 1 to 512 on each. There are two post-scale counters ( $l$ ) for regional clock output ports, four counters ( $g$ ) for global clock output ports, and up to four counters ( $e$ ) for external clock outputs, all ranging from 1 to 1024 with a 50% duty cycle setting. The post-scale counters range from 1 to 512 with any non-50% duty cycle setting. The Quartus II software automatically chooses the appropriate scaling factors according to the input frequency, multiplication, and division values entered.

### *Clock Switchover*


To effectively develop high-reliability network systems, clocking schemes must support multiple clocks to provide redundancy. For this reason, Stratix device enhanced PLLs support a flexible clock switchover capability. [Figure 2–53](#) shows a block diagram of the switchover circuit. The switchover circuit is configurable, so you can define how to implement it. Clock-sense circuitry automatically switches from the primary to secondary clock for PLL reference when the primary clock signal is not present.

**Figure 2–70. Stratix I/O Banks** *Notes (1), (2), (3)***Notes to Figure 2–70:**

- (1) Figure 2–70 is a top view of the silicon die. This will correspond to a top-down view for non-flip-chip packages, but will be a reverse view for flip-chip packages.
- (2) Figure 2–70 is a graphic representation only. See the device pin-outs on the web ([www.altera.com](http://www.altera.com)) and the Quartus II software for exact locations.
- (3) Banks 9 through 12 are enhanced PLL external clock output banks.
- (4) If the high-speed differential I/O pins are not used for high-speed differential signaling, they can support all of the I/O standards except HSTL Class I and II, GTL, SSTL-18 Class II, PCI, PCI-X 1.0, and AGP 1x/2x.
- (5) For guidelines for placing single-ended I/O pads next to differential I/O pads, see the *Selectable I/O Standards in Stratix and Stratix GX Devices* chapter in the *Stratix Device Handbook, Volume 2*.

The Quartus II MegaWizard® Plug-In Manager only allows the implementation of up to 20 receiver or 20 transmitter channels for each fast PLL. These channels operate at up to 840 Mbps. The receiver and transmitter channels are interleaved such that each I/O bank on the left and right side of the device has one receiver channel and one transmitter channel per LAB row. [Figure 2-74](#) shows the fast PLL and channel layout in EP1S10, EP1S20, and EP1S25 devices. [Figure 2-75](#) shows the fast PLL and channel layout in the EP1S30 to EP1S80 devices.

**Figure 2-74. Fast PLL & Channel Layout in the EP1S10, EP1S20 or EP1S25 Devices** *Note (1)*



**Notes to Figure 2-74:**

- (1) Wire-bond packages support up to 624 Mbps.
- (2) See [Table 2-41](#) for the number of channels each device supports.
- (3) There is a multiplexer here to select the PLL clock source. If a PLL uses this multiplexer to clock channels outside of its bank quadrant, those clocked channels support up to 840 Mbps for “high” speed channels and 462 Mbps for “low” speed channels, as labeled in the device pin-outs at [www.altera.com](http://www.altera.com).

**Table 3–1. Stratix JTAG Instructions**

| JTAG Instruction          | Instruction Code | Description  |
|---------------------------|------------------|--|
| SAMPLE/PRELOAD            | 00 0000 0101     | Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap II embedded logic analyzer.  |
| EXTEST (1)                | 00 0000 0000     | Allows the external circuitry and board-level interconnects to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.  |
| BYPASS                    | 11 1111 1111     | Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation.  |
| USERCODE                  | 00 0000 0111     | Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.  |
| IDCODE                    | 00 0000 0110     | Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.  |
| HIGHZ (1)                 | 00 0000 1011     | Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation, while tri-stating all of the I/O pins.   |
| CLAMP (1)                 | 00 0000 1010     | Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation while holding I/O pins to a state defined by the data in the boundary-scan register.  |
| ICR instructions          |                  | Used when configuring an Stratix device via the JTAG port with a MasterBlaster™, ByteBlasterMV™, or ByteBlaster™ II download cable, or when using a Jam File or Jam Byte-Code File via an embedded processor or JRunner.   |
| PULSE_NCONFIG             | 00 0000 0001     | Emulates pulsing the nCONFIG pin low to trigger reconfiguration even though the physical pin is unaffected.  |
| CONFIG_IO                 | 00 0000 1101     | Allows configuration of I/O standards through the JTAG chain for JTAG testing. Can be executed before, after, or during configuration. Stops configuration if executed during configuration. Once issued, the CONFIG_IO instruction will hold nSTATUS low to reset the configuration device. nSTATUS is held low until the device is reconfigured. |
| SignalTap II instructions |                  | Monitors internal device operation with the SignalTap II embedded logic analyzer.  |

**Note to Table 3–1:**

- (1) Bus hold and weak pull-up resistor features override the high-impedance state of HIGHZ, CLAMP, and EXTEST.

Figure 3–1 shows the timing requirements for the JTAG signals.

**Figure 3–1. Stratix JTAG Waveforms**





Table 3–4 shows the JTAG timing parameters and values for Stratix devices.

| <b>Table 3–4. Stratix JTAG Timing Parameters &amp; Values</b> |  |            |            |             |
|---|--|------------|------------|-------------|
| <b>Symbol</b>   | <b>Parameter</b>                               | <b>Min</b> | <b>Max</b> | <b>Unit</b> |
| $t_{JCP}$   | TCK clock period                               | 100        |            | ns          |
| $t_{JCH}$   | TCK clock high time                            | 50         |            | ns          |
| $t_{JCL}$   | TCK clock low time                             | 50         |            | ns          |
| $t_{JPSU}$  | JTAG port setup time                           | 20         |            | ns          |
| $t_{JPH}$   | JTAG port hold time                            | 45         |            | ns          |
| $t_{JPCO}$  | JTAG port clock to output                      |            | 25         | ns          |
| $t_{JPZX}$  | JTAG port high impedance to valid output       |            | 25         | ns          |
| $t_{JPXZ}$  | JTAG port valid output to high impedance       |            | 25         | ns          |
| $t_{JSSU}$  | Capture register setup time                    | 20         |            | ns          |
| $t_{JSH}$   | Capture register hold time                     | 45         |            | ns          |
| $t_{JSCO}$  | Update register clock to output                |            | 35         | ns          |
| $t_{JSZX}$  | Update register high impedance to valid output |            | 35         | ns          |
| $t_{JSXZ}$  | Update register valid output to high impedance |            | 35         | ns          |

**Figure 3–2. Stratix Device Remote Update**



**Note to Figure 3–2:**


- (1) When the Stratix device is configured with the factory configuration, it can handle update data from EPC16, EPC8, or EPC4 configuration device pages and point to the next page in the configuration device.

### Local Update Mode

Local update mode is a simplified version of the remote update. This feature is intended for simple systems that need to load a single application configuration immediately upon power up without loading the factory configuration first. Local update designs have only one application configuration to load, so it does not require a factory configuration to determine which application configuration to use.

Figure 3–4 shows the transition diagram for local update mode.

**Figure 3–4. Local Update Transition Diagram**



## Stratix Automated Single Event Upset (SEU) Detection

Stratix devices offer on-chip circuitry for automated checking of single event upset (SEU) detection. FPGA devices that operate at high elevations or in close proximity to earth's North or South Pole require periodic checks to ensure continued data integrity. The error detection cyclic redundancy check (CRC) feature controlled by the **Device & Pin Options** dialog box in the Quartus II software uses a 32-bit CRC circuit to ensure data reliability and is one of the best options for mitigating SEU.

## Performance

Table 4–36 shows Stratix performance for some common designs. All performance values were obtained with Quartus II software compilation of LPM, or MegaCore® functions for the FIR and FFT designs.

**Table 4–36. Stratix Performance (Part 1 of 2)** Notes (1), (2)

| Applications                 |                                   | Resources Used |                         |            | Performance    |                |                |                |       |
|------------------------------|-----------------------------------|----------------|-------------------------|------------|----------------|----------------|----------------|----------------|-------|
|                              |                                   | LEs            | TriMatrix Memory Blocks | DSP Blocks | -5 Speed Grade | -6 Speed Grade | -7 Speed Grade | -8 Speed Grade | Units |
| LE                           | 16-to-1 multiplexer (1)           | 22             | 0                       | 0          | 407.83         | 324.56         | 288.68         | 228.67         | MHz   |
|                              | 32-to-1 multiplexer (3)           | 46             | 0                       | 0          | 318.26         | 255.29         | 242.89         | 185.18         | MHz   |
|                              | 16-bit counter                    | 16             | 0                       | 0          | 422.11         | 422.11         | 390.01         | 348.67         | MHz   |
|                              | 64-bit counter                    | 64             | 0                       | 0          | 321.85         | 290.52         | 261.23         | 220.5          | MHz   |
| TriMatrix memory M512 block  | Simple dual-port RAM 32 × 18 bit  | 0              | 1                       | 0          | 317.76         | 277.62         | 241.48         | 205.21         | MHz   |
|                              | FIFO 32 × 18 bit                  | 30             | 1                       | 0          | 319.18         | 278.86         | 242.54         | 206.14         | MHz   |
| TriMatrix memory M4K block   | Simple dual-port RAM 128 × 36 bit | 0              | 1                       | 0          | 290.86         | 255.55         | 222.27         | 188.89         | MHz   |
|                              | True dual-port RAM 128 × 18 bit   | 0              | 1                       | 0          | 290.86         | 255.55         | 222.27         | 188.89         | MHz   |
|                              | FIFO 128 × 36 bit                 | 34             | 1                       | 0          | 290.86         | 255.55         | 222.27         | 188.89         | MHz   |
| TriMatrix memory M-RAM block | Single port RAM 4K × 144 bit      | 1              | 1                       | 0          | 255.95         | 223.06         | 194.06         | 164.93         | MHz   |
|                              | Simple dual-port RAM 4K × 144 bit | 0              | 1                       | 0          | 255.95         | 233.06         | 194.06         | 164.93         | MHz   |
|                              | True dual-port RAM 4K × 144 bit   | 0              | 1                       | 0          | 255.95         | 233.06         | 194.06         | 164.93         | MHz   |
|                              | Single port RAM 8K × 72 bit       | 0              | 1                       | 0          | 278.94         | 243.19         | 211.59         | 179.82         | MHz   |
|                              | Simple dual-port RAM 8K × 72 bit  | 0              | 1                       | 0          | 255.95         | 223.06         | 194.06         | 164.93         | MHz   |
|                              | True dual-port RAM 8K × 72 bit    | 0              | 1                       | 0          | 255.95         | 223.06         | 194.06         | 164.93         | MHz   |
|                              | Single port RAM 16K × 36 bit      | 0              | 1                       | 0          | 280.66         | 254.32         | 221.28         | 188.00         | MHz   |
|                              | Simple dual-port RAM 16K × 36 bit | 0              | 1                       | 0          | 269.83         | 237.69         | 206.82         | 175.74         | MHz   |
|                              |                                   |                |                         |            |                |                |                |                |       |



**Table 4–47. DSP Block Internal Timing Microparameters (Part 2 of 2)**

| Symbol                       | -5    |       | -6    |       | -7    |       | -8    |        | Unit |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|--------|------|
|                              | Min   | Max   | Min   | Max   | Min   | Max   | Min   | Max    |      |
| $t_{\text{PIPE2OUTREG2ADD}}$ |       | 2,002 |       | 2,203 |       | 2,533 |       | 2,980  | ps   |
| $t_{\text{PIPE2OUTREG4ADD}}$ |       | 2,899 |       | 3,189 |       | 3,667 |       | 4,314  | ps   |
| $t_{\text{PD9}}$             |       | 3,709 |       | 4,081 |       | 4,692 |       | 5,520  | ps   |
| $t_{\text{PD18}}$            |       | 4,795 |       | 5,275 |       | 6,065 |       | 7,135  | ps   |
| $t_{\text{PD36}}$            |       | 7,495 |       | 8,245 |       | 9,481 |       | 11,154 | ps   |
| $t_{\text{CLR}}$             | 450   |       | 500   |       | 575   |       | 676   |        | ps   |
| $t_{\text{CLKHL}}$           | 1,350 |       | 1,500 |       | 1,724 |       | 2,029 |        | ps   |

**Table 4–48. M512 Block Internal Timing Microparameters**

| Symbol                   | -5    |       | -6    |       | -7    |       | -8    |       | Unit |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|-------|------|
|                          | Min   | Max   | Min   | Max   | Min   | Max   | Min   | Max   |      |
| $t_{\text{M512RC}}$      |       | 3,340 |       | 3,816 |       | 4,387 |       | 5,162 | ps   |
| $t_{\text{M512WC}}$      |       | 3,138 |       | 3,590 |       | 4,128 |       | 4,860 | ps   |
| $t_{\text{M512WERESU}}$  | 110   |       | 123   |       | 141   |       | 166   |       | ps   |
| $t_{\text{M512WEREH}}$   | 34    |       | 38    |       | 43    |       | 51    |       | ps   |
| $t_{\text{M512CLKENSU}}$ | 215   |       | 215   |       | 247   |       | 290   |       | ps   |
| $t_{\text{M512CLKENH}}$  | –70   |       | –70   |       | –81   |       | –95   |       | ps   |
| $t_{\text{M512DATASU}}$  | 110   |       | 123   |       | 141   |       | 166   |       | ps   |
| $t_{\text{M512DATAH}}$   | 34    |       | 38    |       | 43    |       | 51    |       | ps   |
| $t_{\text{M512WADDRSU}}$ | 110   |       | 123   |       | 141   |       | 166   |       | ps   |
| $t_{\text{M512WADDRH}}$  | 34    |       | 38    |       | 43    |       | 51    |       | ps   |
| $t_{\text{M512RADDRSU}}$ | 110   |       | 123   |       | 141   |       | 166   |       | ps   |
| $t_{\text{M512RADDRH}}$  | 34    |       | 38    |       | 43    |       | 51    |       | ps   |
| $t_{\text{M512DATACO1}}$ |       | 424   |       | 472   |       | 541   |       | 637   | ps   |
| $t_{\text{M512DATACO2}}$ |       | 3,366 |       | 3,846 |       | 4,421 |       | 5,203 | ps   |
| $t_{\text{M512CLKHL}}$   | 1,000 |       | 1,111 |       | 1,190 |       | 1,400 |       | ps   |
| $t_{\text{M512CLR}}$     | 170   |       | 189   |       | 217   |       | 255   |       | ps   |

**Table 4–57. EP1S10 External I/O Timing on Column Pins Using Global Clock Networks** *Note (1)*

| Parameter             | -5 Speed Grade |       | -6 Speed Grade |       | -7 Speed Grade |       | -8 Speed Grade |     | Unit |
|-----------------------|----------------|-------|----------------|-------|----------------|-------|----------------|-----|------|
|                       | Min            | Max   | Min            | Max   | Min            | Max   | Min            | Max |      |
| $t_{\text{INSU}}$     | 1.647          |       | 1.692          |       | 1.940          |       | NA             |     | ns   |
| $t_{\text{INH}}$      | 0.000          |       | 0.000          |       | 0.000          |       | NA             |     | ns   |
| $t_{\text{OUTCO}}$    | 2.619          | 5.184 | 2.619          | 5.515 | 2.619          | 5.999 | NA             | NA  | ns   |
| $t_{\text{xZ}}$       | 2.559          | 5.058 | 2.559          | 5.383 | 2.559          | 5.875 | NA             | NA  | ns   |
| $t_{\text{ZX}}$       | 2.559          | 5.058 | 2.559          | 5.383 | 2.559          | 5.875 | NA             | NA  | ns   |
| $t_{\text{INSUPLL}}$  | 1.239          |       | 1.229          |       | 1.374          |       | NA             |     | ns   |
| $t_{\text{INHPLL}}$   | 0.000          |       | 0.000          |       | 0.000          |       | NA             |     | ns   |
| $t_{\text{OUTCOPLL}}$ | 1.109          | 2.372 | 1.109          | 2.436 | 1.109          | 2.492 | NA             | NA  | ns   |
| $t_{\text{xZPLL}}$    | 1.049          | 2.246 | 1.049          | 2.304 | 1.049          | 2.368 | NA             | NA  | ns   |
| $t_{\text{ZXPLL}}$    | 1.049          | 2.246 | 1.049          | 2.304 | 1.049          | 2.368 | NA             | NA  | ns   |

**Table 4–58. EP1S10 External I/O Timing on Row Pin Using Fast Regional Clock Network** *Note (1)*

| Parameter          | -5 Speed Grade |       | -6 Speed Grade |       | -7 Speed Grade |       | -8 Speed Grade |     | Unit |
|--------------------|----------------|-------|----------------|-------|----------------|-------|----------------|-----|------|
|                    | Min            | Max   | Min            | Max   | Min            | Max   | Min            | Max |      |
| $t_{\text{INSU}}$  | 2.212          |       | 2.403          |       | 2.759          |       | NA             |     | ns   |
| $t_{\text{INH}}$   | 0.000          |       | 0.000          |       | 0.000          |       | NA             |     | ns   |
| $t_{\text{OUTCO}}$ | 2.391          | 4.838 | 2.391          | 5.159 | 2.391          | 5.569 | NA             | NA  | ns   |
| $t_{\text{xZ}}$    | 2.418          | 4.892 | 2.418          | 5.215 | 2.418          | 5.637 | NA             | NA  | ns   |
| $t_{\text{ZX}}$    | 2.418          | 4.892 | 2.418          | 5.215 | 2.418          | 5.637 | NA             | NA  | ns   |

**Table 4–101. Reporting Methodology For Maximum Timing For Single-Ended Output Pins (Part 2 of 2)**  
*Notes (1), (2), (3)*

| I/O Standard           | Loading and Termination |                      |                   |                   |                   |                 |               | Measurement Point |
|------------------------|-------------------------|----------------------|-------------------|-------------------|-------------------|-----------------|---------------|-------------------|
|                        | $R_{UP}$<br>$\Omega$    | $R_{DN}$<br>$\Omega$ | $R_S$<br>$\Omega$ | $R_T$<br>$\Omega$ | $V_{CCIO}$<br>(V) | $V_{TT}$<br>(V) | $C_L$<br>(pF) | $V_{MEAS}$        |
| 3.3-V SSTL-3 Class I   | –                       | –                    | 25                | 50                | 2.950             | 1.250           | 30            | 1.250             |
| 2.5-V SSTL-2 Class II  | –                       | –                    | 25                | 25                | 2.370             | 1.110           | 30            | 1.110             |
| 2.5-V SSTL-2 Class I   | –                       | –                    | 25                | 50                | 2.370             | 1.110           | 30            | 1.110             |
| 1.8-V SSTL-18 Class II | –                       | –                    | 25                | 25                | 1.650             | 0.760           | 30            | 0.760             |
| 1.8-V SSTL-18 Class I  | –                       | –                    | 25                | 50                | 1.650             | 0.760           | 30            | 0.760             |
| 1.5-V HSTL Class II    | –                       | –                    | 0                 | 25                | 1.400             | 0.700           | 20            | 0.680             |
| 1.5-V HSTL Class I     | –                       | –                    | 0                 | 50                | 1.400             | 0.700           | 20            | 0.680             |
| 1.8-V HSTL Class II    | –                       | –                    | 0                 | 25                | 1.650             | 0.700           | 20            | 0.880             |
| 1.8-V HSTL Class I     | –                       | –                    | 0                 | 50                | 1.650             | 0.700           | 20            | 0.880             |
| 3.3-V PCI (4)          | –/25                    | 25/–                 | 0                 | –                 | 2.950             | 2.950           | 10            | 0.841/1.814       |
| 3.3-V PCI-X 1.0 (4)    | –/25                    | 25/–                 | 0                 | –                 | 2.950             | 2.950           | 10            | 0.841/1.814       |
| 3.3-V Compact PCI (4)  | –/25                    | 25/–                 | 0                 | –                 | 2.950             | 2.950           | 10            | 0.841/1.814       |
| 3.3-V AGP 1X (4)       | –/25                    | 25/–                 | 0                 | –                 | 2.950             | 2.950           | 10            | 0.841/1.814       |
| 3.3-V CTT              | –                       | –                    | 25                | 50                | 2.050             | 1.350           | 30            | 1.350             |

**Notes to Table 4–101:**

- (1) Input measurement point at internal node is  $0.5 \times V_{CCINT}$ .
- (2) Output measuring point for data is  $V_{MEAS}$ .
- (3) Input stimulus edge rate is 0 to  $V_{CCINT}$  in 0.5 ns (internal signal) from the driver preceding the IO buffer.
- (4) The first value is for output rising edge and the second value is for output falling edge. The hyphen (-) indicates infinite resistance or disconnection.

**Table 4–122. Stratix Maximum Output Clock Rate for PLL[5, 6, 11, 12] Pins in Wire-Bond Packages (Part 1 of 2)**

| I/O Standard                     | -6 Speed Grade | -7 Speed Grade | -8 Speed Grade | Unit |
|----------------------------------|----------------|----------------|----------------|------|
| LVTTTL                           | 175            | 150            | 150            | MHz  |
| 2.5 V                            | 175            | 150            | 150            | MHz  |
| 1.8 V                            | 175            | 150            | 150            | MHz  |
| 1.5 V                            | 175            | 150            | 150            | MHz  |
| LVCMOS                           | 175            | 150            | 150            | MHz  |
| GTL                              | 125            | 100            | 100            | MHz  |
| GTL+                             | 125            | 100            | 100            | MHz  |
| SSTL-3 Class I                   | 110            | 90             | 90             | MHz  |
| SSTL-3 Class II                  | 133            | 125            | 125            | MHz  |
| SSTL-2 Class I                   | 166            | 133            | 133            | MHz  |
| SSTL-2 Class II                  | 133            | 100            | 100            | MHz  |
| SSTL-18 Class I                  | 110            | 100            | 100            | MHz  |
| SSTL-18 Class II                 | 110            | 100            | 100            | MHz  |
| 1.5-V HSTL Class I               | 167            | 167            | 167            | MHz  |
| 1.5-V HSTL Class II              | 167            | 133            | 133            | MHz  |
| 1.8-V HSTL Class I               | 167            | 167            | 167            | MHz  |
| 1.8-V HSTL Class II              | 167            | 133            | 133            | MHz  |
| 3.3-V PCI                        | 167            | 167            | 167            | MHz  |
| 3.3-V PCI-X 1.0                  | 167            | 133            | 133            | MHz  |
| Compact PCI                      | 175            | 150            | 150            | MHz  |
| AGP 1×                           | 175            | 150            | 150            | MHz  |
| AGP 2×                           | 175            | 150            | 150            | MHz  |
| CTT                              | 125            | 100            | 100            | MHz  |
| Differential 1.5-V HSTL C1       | 167            | 133            | 133            | MHz  |
| Differential 1.8-V HSTL Class I  | 167            | 167            | 167            | MHz  |
| Differential 1.8-V HSTL Class II | 167            | 133            | 133            | MHz  |
| Differential SSTL-2 (1)          | 110            | 100            | 100            | MHz  |
| LVPECL (2)                       | 311            | 275            | 275            | MHz  |
| PCML (2)                         | 250            | 200            | 200            | MHz  |

**Table 4–130. Enhanced PLL Specifications for -8 Speed Grade (Part 3 of 3)**

| Symbol       | Parameter   | Min | Typ      | Max | Unit |
|--------------|---|-----|----------|-----|------|
| $t_{LSKEW}$  | Clock skew between two external clock outputs driven by the same counter                              |     | $\pm 50$ |     | ps   |
| $t_{SKEW}$   | Clock skew between two external clock outputs driven by the different counters with the same settings |     | $\pm 75$ |     | ps   |
| $f_{SS}$     | Spread spectrum modulation frequency  | 30  |          | 150 | kHz  |
| % spread     | Percentage spread for spread spectrum frequency (10)  | 0.5 |          | 0.6 | %    |
| $t_{ARESET}$ | Minimum pulse width on areset signal  | 10  |          |     | ns   |

**Notes to Tables 4–127 through 4–130:**

- (1) The minimum input clock frequency to the PFD ( $f_{IN}/N$ ) must be at least 3 MHz for Stratix device enhanced PLLs.
- (2) Use this equation ( $f_{OUT} = f_{IN} * ml(n \times \text{post-scale counter})$ ) in conjunction with the specified  $f_{INPFD}$  and  $f_{VCO}$  ranges to determine the allowed PLL settings.
- (3) See “Maximum Input & Output Clock Rates” on page 4–76.
- (4)  $t_{FCOMP}$  can also equal 50% of the input clock period multiplied by the pre-scale divider  $n$  (whichever is less).
- (5) This parameter is timing analyzed by the Quartus II software because the `scanc1k` and `scandata` ports can be driven by the logic array.
- (6) Actual jitter performance may vary based on the system configuration.
- (7) Total required time to reconfigure and lock is equal to  $t_{DLOCK} + t_{CONFIG}$ . If only post-scale counters and delays are changed, then  $t_{DLOCK}$  is equal to 0.
- (8) When using the spread-spectrum feature, the minimum VCO frequency is 500 MHz. The maximum VCO frequency is determined by the speed grade selected.
- (9) Lock time is a function of PLL configuration and may be significantly faster depending on bandwidth settings or feedback counter change increment.
- (10) Exact, user-controllable value depends on the PLL settings.
- (11) The LOCK circuit on Stratix PLLs does not work for industrial devices below -20C unless the PFD frequency > 200 MHz. See the *Stratix FPGA Errata Sheet* for more information on the PLL.