### Altera - EP1S30B956C5 Datasheet





Welcome to <u>E-XFL.COM</u>

### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs -	-
Number of Logic Elements/Cells -	-
Total RAM Bits -	-
Number of I/O	683
Number of Gates -	-
Voltage - Supply	1.425V ~ 1.575V
Mounting Type S	Surface Mount
Operating Temperature 0	0°C ~ 85°C (TJ)
Package / Case	956-BBGA
Supplier Device Package	956-BGA (40x40)
Purchase URL h	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep1s30b956c5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Maximum Input & Output Clock Rates	4–76
High-Speed I/O Specification	4–87
PLL Specifications	4–94
DLL Specifications	4-102
DEE opecifications	1 102

## Chapter 5. Reference & Ordering Information

Software	5-1	1
Device Pin-Outs	5–3	1
Ordering Information	5-1	1

## Index

## Features

The Stratix family offers the following features:

- 10,570 to 79,040 LEs; see Table 1–1
- Up to 7,427,520 RAM bits (928,440 bytes) available without reducing logic resources
- TriMatrix<sup>™</sup> memory consisting of three RAM block sizes to implement true dual-port memory and first-in first-out (FIFO) buffers
- High-speed DSP blocks provide dedicated implementation of multipliers (faster than 300 MHz), multiply-accumulate functions, and finite impulse response (FIR) filters
- Up to 16 global clocks with 22 clocking resources per device region
- Up to 12 PLLs (four enhanced PLLs and eight fast PLLs) per device provide spread spectrum, programmable bandwidth, clock switchover, real-time PLL reconfiguration, and advanced multiplication and phase shifting
- Support for numerous single-ended and differential I/O standards
- High-speed differential I/O support on up to 116 channels with up to 80 channels optimized for 840 megabits per second (Mbps)
- Support for high-speed networking and communications bus standards including RapidIO, UTOPIA IV, CSIX, HyperTransport™ technology, 10G Ethernet XSBI, SPI-4 Phase 2 (POS-PHY Level 4), and SFI-4
- Differential on-chip termination support for LVDS
- Support for high-speed external memory, including zero bus turnaround (ZBT) SRAM, quad data rate (QDR and QDRII) SRAM, double data rate (DDR) SDRAM, DDR fast cycle RAM (FCRAM), and single data rate (SDR) SDRAM
- Support for 66-MHz PCI (64 and 32 bit) in -6 and faster speed-grade devices, support for 33-MHz PCI (64 and 32 bit) in -8 and faster speed-grade devices
- Support for 133-MHz PCI-X 1.0 in -5 speed-grade devices
- Support for 100-MHz PCI-X 1.0 in -6 and faster speed-grade devices
- Support for 66-MHz PCI-X 1.0 in -7 speed-grade devices
- Support for multiple intellectual property megafunctions from Altera MegaCore<sup>®</sup> functions and Altera Megafunction Partners Program (AMPP<sup>SM</sup>) megafunctions
- Support for remote configuration updates

With the LAB-wide addnsub control signal, a single LE can implement a one-bit adder and subtractor. This saves LE resources and improves performance for logic functions such as DSP correlators and signed multipliers that alternate between addition and subtraction depending on data.

The LAB row clocks [7..0] and LAB local interconnect generate the LABwide control signals. The MultiTrack<sup>™</sup> interconnect's inherent low skew allows clock and control signal distribution in addition to data. Figure 2–4 shows the LAB control signal generation circuit.



Figure 2–4. LAB-Wide Control Signals

## **Logic Elements**

The smallest unit of logic in the Stratix architecture, the LE, is compact and provides advanced features with efficient logic utilization. Each LE contains a four-input LUT, which is a function generator that can implement any function of four variables. In addition, each LE contains a programmable register and carry chain with carry select capability. A single LE also supports dynamic single bit addition or subtraction mode selectable by an LAB-wide control signal. Each LE drives all types of interconnects: local, row, column, LUT chain, register chain, and direct link interconnects. See Figure 2–5.



Figure 2–10. LUT Chain & Register Chain Interconnects

The C4 interconnects span four LABs, M512, or M4K blocks up or down from a source LAB. Every LAB has its own set of C4 interconnects to drive either up or down. Figure 2–11 shows the C4 interconnect connections from an LAB in a column. The C4 interconnects can drive and be driven by all types of architecture blocks, including DSP blocks, TriMatrix memory blocks, and vertical IOEs. For LAB interconnection, a primary LAB or its LAB neighbor can drive a given C4 interconnect. C4 interconnects can drive each other to extend their range as well as drive row interconnects for column-to-column connections.

Table 2–2. Strat	Table 2–2. Stratix Device Routing Scheme																
								De	stinat	ion							
Source	LUT Chain	Register Chain	Local Interconnect	Direct Link Interconnect	R4 Interconnect	R8 Interconnect	R24 Interconnect	C4 Interconnect	C8 Interconnect	C16 Interconnect	TE	M512 RAM Block	M4K RAM Block	M-RAM Block	DSP Blocks	Column IOE	Row IOE
LUT Chain											$\checkmark$						
Register Chain											$\checkmark$						
Local Interconnect											>	~	~	>	~	>	~
Direct Link Interconnect			~														
R4 Interconnect			$\checkmark$		$\checkmark$		$\checkmark$	$\checkmark$		$\checkmark$							
R8 Interconnect			$\checkmark$			$\checkmark$			$\checkmark$								
R24 Interconnect					~		~	~		~							
C4 Interconnect			$\checkmark$		$\checkmark$			$\checkmark$									
C8 Interconnect			$\checkmark$			$\checkmark$			$\checkmark$								
C16 Interconnect					~		~	~		~							
LE	>	$\checkmark$	>	~	~	>		~	<								
M512 RAM Block			~	>	>	~		>	~								
M4K RAM Block			$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$								
M-RAM Block								~	<								
DSP Blocks			$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$								
Column IOE				$\checkmark$				$\checkmark$	$\checkmark$	$\checkmark$							
Row IOE				~		$\checkmark$	~	~	$\checkmark$	$\checkmark$							

Table 2–2 shows the Stratix device's routing scheme.



Figure 2–16. M512 RAM Block LAB Row Interface

### M4K RAM Blocks

The M4K RAM block includes support for true dual-port RAM. The M4K RAM block is used to implement buffers for a wide variety of applications such as storing processor code, implementing lookup schemes, and implementing larger memory applications. Each block contains 4,608 RAM bits (including parity bits). M4K RAM blocks can be configured in the following modes:

- True dual-port RAM
- Simple dual-port RAM
- Single-port RAM
- FIFO
- ROM
- Shift register

When configured as RAM or ROM, you can use an initialization file to pre-load the memory contents.



Figure 2–26. Input/Output Clock Mode in Simple Dual-Port Mode Notes (1), (2)

#### Notes to Figure 2–26:

- (1) All registers shown except the rden register have asynchronous clear ports.
- (2) Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both read and write operations.

The DSP block consists of the following elements:

- Multiplier block
- Adder/output block

### **Multiplier Block**

The DSP block multiplier block consists of the input registers, a multiplier, and pipeline register for pipelining multiply-accumulate and multiply-add/subtract functions as shown in Figure 2–32.





#### *Note to Figure 2–32:*

(1) These signals can be unregistered or registered once to match data path pipelines if required.



#### *Note to Figure 2–42:*

(1) The corner fast PLLs can also be driven through the global or regional clock networks. The global or regional clock input to the fast PLL can be driven by an output from another PLL, a pin-driven global or regional clock, or internallygenerated global signals.

### Regional Clock Network

There are four regional clock networks within each quadrant of the Stratix device that are driven by the same dedicated CLK[15..0] input pins or from PLL outputs. From a top view of the silicon, RCLK[0..3] are in the top left quadrant, RCLK[8..11] are in the top-right quadrant, RCLK[4..7] are in the bottom-left quadrant, and RCLK[12..15] are in the bottom-right quadrant. The regional clock networks only pertain to the quadrant they drive into. The regional clock networks provide the lowest clock delay and skew for logic contained within a single quadrant. RCLK cannot be driven by internal logic. The CLK clock pins symmetrically drive the RCLK networks within a particular quadrant, as shown in Figure 2–43. See Figures 2–50 and 2–51 for RCLK connections from PLLs and CLK pins.

Figure 2–53. Clock Switchover Circuitry



There are two possible ways to use the clock switchover feature.

- Use automatic switchover circuitry for switching between inputs of the same frequency. For example, in applications that require a redundant clock with the same frequency as the primary clock, the switchover state machine generates a signal that controls the multiplexer select input on the bottom of Figure 2–53. In this case, the secondary clock becomes the reference clock for the PLL.
- Use the clkswitch input for user- or system-controlled switch conditions. This is possible for same-frequency switchover or to switch between inputs of different frequencies. For example, if inclk0 is 66 MHz and inclk1 is 100 MHz, you must control the switchover because the automatic clock-sense circuitry cannot monitor primary and secondary clock frequencies with a frequency difference of more than ±20%. This feature is useful when clock sources can originate from multiple cards on the backplane, requiring a system-controlled switchover between frequencies of operation. You can use clkswitch together with the lock signal to trigger the switch from a clock that is running but becomes unstable and cannot be locked onto.

bandwidth is tuned by varying the charge pump current, loop filter resistor value, high frequency capacitor value, and *m* counter value. You can manually adjust these values if desired. Bandwidth is programmable from 200 kHz to 1.5 MHz.

### External Clock Outputs

Enhanced PLLs 5 and 6 each support up to eight single-ended clock outputs (or four differential pairs). Differential SSTL and HSTL outputs are implemented using 2 single-ended output buffers which are programmed to have opposite polarity. In Quartus II software, simply assign the appropriate differential I/O standard and the software will implement the inversion. See Figure 2–55.

Table 2–27.	DQS & DQ Bus Mode Support	(Part 2 of 2) Note (	1)	
Device	Package	Number of ×8 Groups	Number of ×16 Groups	Number of ×32 Groups
EP1S25	672-pin BGA 672-pin FineLine BGA	16 (3)	8	4
	780-pin FineLine BGA 1,020-pin FineLine BGA	20	8	4
EP1S30	956-pin BGA 780-pin FineLine BGA 1,020-pin FineLine BGA	20	8	4
EP1S40	956-pin BGA 1,020-pin FineLine BGA 1,508-pin FineLine BGA	20	8	4
EP1S60	956-pin BGA 1,020-pin FineLine BGA 1,508-pin FineLine BGA	20	8	4
EP1S80	956-pin BGA 1,508-pin FineLine BGA 1,923-pin FineLine BGA	20	8	4

#### Notes to Table 2–27:

 See the Selectable I/O Standards in Stratix & Stratix GX Devices chapter in the Stratix Device Handbook, Volume 2 for V<sub>REF</sub> guidelines.

(2) These packages have six groups in I/O banks 3 and 4 and six groups in I/O banks 7 and 8.

(3) These packages have eight groups in I/O banks 3 and 4 and eight groups in I/O banks 7 and 8.

(4) This package has nine groups in I/O banks 3 and 4 and nine groups in I/O banks 7 and 8.

(5) These packages have three groups in I/O banks 3 and 4 and four groups in I/O banks 7 and 8.

A compensated delay element on each DQS pin automatically aligns input DQS synchronization signals with the data window of their corresponding DQ data signals. The DQS signals drive a local DQS bus in the top and bottom I/O banks. This DQS bus is an additional resource to the I/O clocks and is used to clock DQ input registers with the DQS signal.

Two separate single phase-shifting reference circuits are located on the top and bottom of the Stratix device. Each circuit is driven by a system reference clock through the CLK pins that is the same frequency as the DQS signal. Clock pins CLK [15..12] p feed the phase-shift circuitry on the top of the device and clock pins CLK [7..4] p feed the phase-shift circuitry on the bottom of the device. The phase-shifting reference circuit on the top of the device controls the compensated delay elements for all 10 DQS pins located at the top of the device. The phase-shifting reference circuit on the bottom of the device controls the compensated delay elements for all 10 DQS pins located on the bottom of the device. All 10 delay elements (DQS signals) on either the top or bottom of the device.



### Figure 2–70. Stratix I/O Banks Notes (1), (2), (3)

#### Notes to Figure 2–70:

- (1) Figure 2–70 is a top view of the silicon die. This will correspond to a top-down view for non-flip-chip packages, but will be a reverse view for flip-chip packages.
- (2) Figure 2–70 is a graphic representation only. See the device pin-outs on the web (**www.altera.com**) and the Quartus II software for exact locations.
- (3) Banks 9 through 12 are enhanced PLL external clock output banks.
- (4) If the high-speed differential I/O pins are not used for high-speed differential signaling, they can support all of the I/O standards except HSTL Class I and II, GTL, SSTL-18 Class II, PCI, PCI-X 1.0, and AGP 1×/2×.
- (5) For guidelines for placing single-ended I/O pads next to differential I/O pads, see the *Selectable I/O Standards in Stratix and Stratix GX Devices* chapter in the *Stratix Device Handbook, Volume 2*.

The Quartus II MegaWizard<sup>®</sup> Plug-In Manager only allows the implementation of up to 20 receiver or 20 transmitter channels for each fast PLL. These channels operate at up to 840 Mbps. The receiver and transmitter channels are interleaved such that each I/O bank on the left and right side of the device has one receiver channel and one transmitter channel per LAB row. Figure 2–74 shows the fast PLL and channel layout in EP1S10, EP1S20, and EP1S25 devices. Figure 2–75 shows the fast PLL and channel layout in the EP1S30 to EP1S80 devices.



Figure 2–74. Fast PLL & Channel Layout in the EP1S10, EP1S20 or EP1S25 Devices Note (1)

#### Notes to Figure 2–74:

- (1) Wire-bond packages support up to 624 Mbps.
- (2) See Table 2–41 for the number of channels each device supports.
- (3) There is a multiplexer here to select the PLL clock source. If a PLL uses this multiplexer to clock channels outside of its bank quadrant, those clocked channels support up to 840 Mbps for "high" speed channels and 462 Mbps for "low" speed channels, as labeled in the device pin-outs at www.altera.com.

Table 4–20. SSTL-2 Class I Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit			
V <sub>CCIO</sub>	Output supply voltage		2.375	2.5	2.625	V			
V <sub>TT</sub>	Termination voltage		$V_{REF} - 0.04$	$V_{REF}$	V <sub>REF</sub> + 0.04	V			
V <sub>REF</sub>	Reference voltage		1.15	1.25	1.35	V			
V <sub>IH(DC)</sub>	High-level DC input voltage		V <sub>REF</sub> + 0.18		3.0	V			
V <sub>IL(DC)</sub>	Low-level DC input voltage		-0.3		$V_{REF} - 0.18$	V			
V <sub>IH(AC)</sub>	High-level AC input voltage		V <sub>REF</sub> + 0.35			V			
V <sub>IL(AC)</sub>	Low-level AC input voltage				$V_{\text{REF}} - 0.35$	V			
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -8.1 mA (3)	V <sub>TT</sub> + 0.57			V			
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8.1 mA <i>(3)</i>			V <sub>TT</sub> – 0.57	V			

Table 4–21. SSTL-2 Class II Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit			
V <sub>CCIO</sub>	Output supply voltage		2.375	2.5	2.625	V			
V <sub>TT</sub>	Termination voltage		$V_{\text{REF}} - 0.04$	$V_{REF}$	$V_{REF} + 0.04$	V			
V <sub>REF</sub>	Reference voltage		1.15	1.25	1.35	V			
V <sub>IH(DC)</sub>	High-level DC input voltage		V <sub>REF</sub> + 0.18		$V_{CCIO} + 0.3$	V			
V <sub>IL(DC)</sub>	Low-level DC input voltage		-0.3		$V_{\text{REF}} - 0.18$	V			
V <sub>IH(AC)</sub>	High-level AC input voltage		$V_{REF} + 0.35$			V			
V <sub>IL(AC)</sub>	Low-level AC input voltage				$V_{\text{REF}} - 0.35$	V			
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -16.4 mA <i>(3)</i>	V <sub>TT</sub> + 0.76			V			
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 16.4 mA <i>(3)</i>			V <sub>TT</sub> – 0.76	V			

Table 4–22. SSTL-3 Class I Specifications (Part 1 of 2)									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit			
V <sub>CCIO</sub>	Output supply voltage		3.0	3.3	3.6	V			
V <sub>TT</sub>	Termination voltage		$V_{\text{REF}} - 0.05$	$V_{REF}$	V <sub>REF</sub> + 0.05	V			
V <sub>REF</sub>	Reference voltage		1.3	1.5	1.7	V			
V <sub>IH(DC)</sub>	High-level DC input voltage		V <sub>REF</sub> + 0.2		$V_{CCIO} + 0.3$	V			
V <sub>IL(DC)</sub>	Low-level DC input voltage		-0.3		$V_{REF} - 0.2$	V			
V <sub>IH(AC)</sub>	High-level AC input voltage		V <sub>REF</sub> + 0.4			V			

Table 4–22. SSTL-3 Class I Specifications (Part 2 of 2)								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit		
V <sub>IL(AC)</sub>	Low-level AC input voltage				$V_{REF} - 0.4$	V		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -8 mA (3)	V <sub>TT</sub> + 0.6			V		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8 mA <i>(3)</i>			V <sub>TT</sub> – 0.6	V		

Table 4–23. SSTL-3 Class II Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit			
V <sub>CCIO</sub>	Output supply voltage		3.0	3.3	3.6	V			
V <sub>TT</sub>	Termination voltage		$V_{\text{REF}} - 0.05$	$V_{REF}$	V <sub>REF</sub> + 0.05	V			
V <sub>REF</sub>	Reference voltage		1.3	1.5	1.7	V			
V <sub>IH(DC)</sub>	High-level DC input voltage		V <sub>REF</sub> + 0.2		$V_{CCIO} + 0.3$	V			
V <sub>IL(DC)</sub>	Low-level DC input voltage		-0.3		$V_{REF} - 0.2$	V			
V <sub>IH(AC)</sub>	High-level AC input voltage		V <sub>REF</sub> + 0.4			V			
V <sub>IL(AC)</sub>	Low-level AC input voltage				$V_{REF} - 0.4$	V			
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -16 mA <i>(3)</i>	V <sub>TT</sub> + 0.8			V			
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 16 mA <i>(3)</i>			V <sub>TT</sub> – 0.8	V			

Table 4–24. 3.3-V AGP 2× Specifications									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit			
V <sub>CCIO</sub>	Output supply voltage		3.15	3.3	3.45	V			
V <sub>REF</sub>	Reference voltage		$0.39 \times V_{\text{CCIO}}$		$0.41 \times V_{\text{CCIO}}$	V			
V <sub>IH</sub>	High-level input voltage (4)		$0.5\timesV_{CCIO}$		$V_{CCIO} + 0.5$	V			
V <sub>IL</sub>	Low-level input voltage (4)				$0.3\timesV_{CCIO}$	V			
V <sub>OH</sub>	High-level output voltage	$I_{OUT} = -0.5 \text{ mA}$	$0.9\timesV_{CCIO}$		3.6	V			
V <sub>OL</sub>	Low-level output voltage	$I_{OUT} = 1.5 \text{ mA}$			$0.1\timesV_{CCIO}$	V			

Table 4–25. 3.3-V AGP 1× Specifications (Part 1 of 2)								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit		
V <sub>CCIO</sub>	Output supply voltage		3.15	3.3	3.45	V		
V <sub>IH</sub>	High-level input voltage (4)		$0.5\timesV_{CCIO}$		$V_{CCIO} + 0.5$	V		
V <sub>IL</sub>	Low-level input voltage (4)				$0.3 \times  V_{CCIO}$	V		

Table 4–104. Stratix I/O Standard Row Pin Input Delay Adders									
Parameter	-5 Speed Grade		-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		11
	Min	Max	Min	Max	Min	Max	Min	Max	Unit
LVCMOS		0		0		0		0	ps
3.3-V LVTTL		0		0		0		0	ps
2.5-V LVTTL		21		22		25		29	ps
1.8-V LVTTL		181		190		218		257	ps
1.5-V LVTTL		300		315		362		426	ps
GTL+		-152		-160		-184		-216	ps
СТТ		-168		-177		-203		-239	ps
SSTL-3 Class I		-193		-203		-234		-275	ps
SSTL-3 Class II		-193		-203		-234		-275	ps
SSTL-2 Class I		-262		-276		-317		-373	ps
SSTL-2 Class II		-262		-276		-317		-373	ps
SSTL-18 Class I		-105		-111		-127		-150	ps
SSTL-18 Class II		0		0		0		0	ps
1.5-V HSTL Class I		-151		-159		-183		-215	ps
1.8-V HSTL Class I		-126		-133		-153		-179	ps
LVDS		-149		-157		-180		-212	ps
LVPECL		-149		-157		-180		-212	ps
3.3-V PCML		-65		-69		-79		-93	ps
HyperTransport		77		-81		-93		-110	ps

FPLL[107]CLK Pins in Wire-Bond Packages (Part 2 of 2)				
I/O Standard	-6 Speed Grade	-7 Speed Grade	-8 Speed Grade	Unit
LVCMOS	422	390	390	MHz
GTL+	250	200	200	MHz
SSTL-3 Class I	350	300	300	MHz
SSTL-3 Class II	350	300	300	MHz
SSTL-2 Class I	350	300	300	MHz
SSTL-2 Class II	350	300	300	MHz
SSTL-18 Class I	350	300	300	MHz
SSTL-18 Class II	350	300	300	MHz
1.5-V HSTL Class I	350	300	300	MHz
1.8-V HSTL Class I	350	300	300	MHz
CTT	250	200	200	MHz
Differential 1.5-V HSTL C1	350	300	300	MHz
LVPECL (1)	717	640	640	MHz
PCML (1)	375	350	350	MHz
LVDS (1)	717	640	640	MHz
HyperTransport technology (1)	717	640	640	MHz

Table A 110 Strativ Maximum Innut Clock Rate for CLKIN 2 9 111 Pins &

Table 4–119. Stratix Maximum Input Clock Rate for CLK[1, 3, 8, 10] Pins in Wire-Bond Packages (Part 1 of 2)

I/O Standard	-6 Speed Grade	-7 Speed Grade	-8 Speed Grade	Unit
LVTTL	422	390	390	MHz
2.5 V	422	390	390	MHz
1.8 V	422	390	390	MHz
1.5 V	422	390	390	MHz
LVCMOS	422	390	390	MHz
GTL+	250	200	200	MHz
SSTL-3 Class I	350	300	300	MHz
SSTL-3 Class II	350	300	300	MHz
SSTL-2 Class I	350	300	300	MHz
SSTL-2 Class II	350	300	300	MHz

Table 4–132. Fast PLL Specifications for -7 Speed Grades (Part 2 of 2)				
Symbol	Parameter	Min	Мах	Unit
t <sub>JITTER</sub>	Period jitter for DIFFIO clock out (6)		(5)	ps
t <sub>LOCK</sub>	Time required for PLL to acquire lock	10	100	μs
m	Multiplication factors for <i>m</i> counter (7)	1	32	Integer
<i>I</i> 0, <i>I</i> 1, <i>g</i> 0	Multiplication factors for I0, I1, and $g0$ counter (7), (8)	1	32	Integer
t <sub>ARESET</sub>	Minimum pulse width on areset signal	10		ns

Table 4–133. Fast PLL Specifications for -8 Speed Grades (Part 1 of 2)				
Symbol	Parameter	Min	Max	Unit
f <sub>IN</sub>	CLKIN frequency (1), (3)	10	460	MHz
f <sub>INPFD</sub>	Input frequency to PFD	10	500	MHz
f <sub>OUT</sub>	Output frequency for internal global or regional clock (4)	9.375	420	MHz
f <sub>OUT_DIFFIO</sub>	Output frequency for external clock driven out on a differential I/O data channel	(5)	(5)	MHz
f <sub>VCO</sub>	VCO operating frequency	300	700	MHz
t <sub>INDUTY</sub>	CLKIN duty cycle	40	60	%
t <sub>INJITTER</sub>	Period jitter for CLKIN pin		±200	ps
t <sub>DUTY</sub>	Duty cycle for DFFIO 1× CLKOUT pin (6)	45	55	%
t <sub>JITTER</sub>	Period jitter for DIFFIO clock out (6)		(5)	ps
t <sub>LOCK</sub>	Time required for PLL to acquire lock	10	100	μs
m	Multiplication factors for <i>m</i> counter (7)	1	32	Integer
<i>I</i> 0, <i>I</i> 1, <i>g</i> 0	Multiplication factors for $I0$ , $I1$ , and $g0$ counter (7), (8)	1	32	Integer



# 5. Reference & Ordering Information

### S51005-2.1

Software	Stratix <sup>®</sup> devices are supported by the Altera <sup>®</sup> Quartus <sup>®</sup> II design software, which provides a comprehensive environment for system-on-a- programmable-chip (SOPC) design. The Quartus II software includes HDL and schematic design entry, compilation and logic synthesis, full simulation and advanced timing analysis, SignalTap <sup>®</sup> II logic analyzer, and device configuration. See the <i>Design Software Selector Guide</i> for more details on the Quartus II software features.				
	The Quartus II software supports the Windows XP/2000/NT/98, Sun Solaris, Linux Red Hat v7.1 and HP-UX operating systems. It also supports seamless integration with industry-leading EDA tools through the NativeLink <sup>®</sup> interface.				
Device Pin-Outs	Stratix device pin-outs can be found on the Altera web site (www.altera.com).				
Ordering Information	Figure 5–1 describes the ordering codes for Stratix devices. For more information on a specific package, see the <i>Package Information for Stratix Devices</i> chapter.				