# E·XFL

#### Altera - EP1S40F1508C7N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	822
Number of Gates	-
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1508-BBGA, FCBGA
Supplier Device Package	1508-FBGA (30x30)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep1s40f1508c7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Chapter	Date/Version	Changes Made
4	January 2005, 3.2	Updated rise and fall input values.
	September 2004, v3.1	<ul> <li>Updated Note 3 in Table 4–8 on page 4–4.</li> <li>Updated Table 4–10 on page 4–6.</li> <li>Updated Table 4–20 on page 4–12 through Table 4–23 on page 4–13. Added rows V<sub>IL(AC)</sub> and V<sub>IH(AC)</sub> to each table.</li> <li>Updated Table 4–26 on page 4–14 through Table 4–29 on page 4–15.</li> <li>Updated Table 4–31 on page 4–16.</li> <li>Updated Table 4–36 on page 4–20.</li> <li>Added signals t<sub>OUTCO</sub>, T<sub>XZ</sub>, and T<sub>ZX</sub> to Figure 4–4 on page 4–33.</li> <li>Added rows t<sub>M512CLKENSU</sub> and t<sub>M512CLKENH</sub> to Table 4–40 on page 4–24.</li> <li>Updated Note 2 in Table 4–54 on page 4–35.</li> <li>Added rows t<sub>MAACLKENSU</sub> and t<sub>MAMCLKENH</sub> to Table 4–42 on page 4–25.</li> <li>Updated Table 4–46 on page 4–29.</li> <li>Updated Table 4–47 on page 4–29.</li> </ul>

The DSP block consists of the following elements:

- Multiplier block
- Adder/output block

### **Multiplier Block**

The DSP block multiplier block consists of the input registers, a multiplier, and pipeline register for pipelining multiply-accumulate and multiply-add/subtract functions as shown in Figure 2–32.





#### *Note to Figure 2–32:*

(1) These signals can be unregistered or registered once to match data path pipelines if required.



Figure 2–43. Regional Clocks

#### Fast Regional Clock Network

In EP1S25, EP1S20, and EP1S10 devices, there are two fast regional clock networks, FCLK [1..0], within each quadrant, fed by input pins that can connect to fast regional clock networks (see Figure 2–44). In EP1S30 and larger devices, there are two fast regional clock networks within each half-quadrant (see Figure 2–45). Dual-purpose FCLK pins drive the fast clock networks. All devices have eight FCLK pins to drive fast regional clock networks. Any I/O pin can drive a clock or control signal onto any fast regional clock network with the addition of a delay. This signal is driven via the I/O interconnect. The fast regional clock networks can also be driven from internal logic elements.



Figure 2–48. EP1S30, EP1S40, EP1S60, EP1S80 Device I/O Clock Groups

You can use the Quartus II software to control whether a clock input pin is either global, regional, or fast regional. The Quartus II software automatically selects the clocking resources if not specified.

## **Enhanced & Fast PLLs**

Stratix devices provide robust clock management and synthesis using up to four enhanced PLLs and eight fast PLLs. These PLLs increase performance and provide advanced clock interfacing and clockfrequency synthesis. With features such as clock switchover, spread spectrum clocking, programmable bandwidth, phase and delay control, and PLL reconfiguration, the Stratix device's enhanced PLLs provide you with complete control of your clocks and system timing. The fast PLLs



Figure 2–50 shows the global and regional clocking from the PLL outputs and the CLK pins.

#### Notes to Figure 2–50:

- (1) PLLs 1 to 4 and 7 to 10 are fast PLLs. PLLs 5, 6, 11, and 12 are enhanced PLLs.
- (2) The global or regional clocks in a fast PLL's quadrant can drive the fast PLL input. A pin or other PLL must drive the global or regional source. The source cannot be driven by internally generated logic before driving the fast PLL.

Figure 2–51 shows the global and regional clocking from enhanced PLL outputs and top CLK pins.

During switchover, the PLL VCO continues to run and will either slow down or speed up, generating frequency drift on the PLL outputs. The clock switchover transitions without any glitches. After the switch, there is a finite resynchronization period to lock onto new clock as the VCO ramps up. The exact amount of time it takes for the PLL to relock relates to the PLL configuration and may be adjusted by using the programmable bandwidth feature of the PLL. The specification for the maximum time to relock is 100 µs.



For more information on clock switchover, see AN 313, Implementing Clock Switchover in Stratix & Stratix GX Devices.

#### PLL Reconfiguration

The PLL reconfiguration feature enables system logic to change Stratix device enhanced PLL counters and delay elements without reloading a Programmer Object File (**.pof**). This provides considerable flexibility for frequency synthesis, allowing real-time PLL frequency and output clock delay variation. You can sweep the PLL output frequencies and clock delay in prototype environments. The PLL reconfiguration feature can also dynamically or intelligently control system clock speeds or t<sub>CO</sub> delays in end systems.

Clock delay elements at each PLL output port implement variable delay. Figure 2–54 shows a diagram of the overall dynamic PLL control feature for the counters and the clock delay elements. The configuration time is less than 20 µs for the enhanced PLL using a input shift clock rate of 22 MHz. The charge pump, loop filter components, and phase shifting using VCO phase taps cannot be dynamically adjusted. Table 2–28 shows the possible settings for the I/O standards with drive strength control.

Table 2–28. Programmable Drive Strength							
I/O Standard	$I_{OH}$ / $I_{OL}$ Current Strength Setting (mA)						
3.3-V LVTTL	24 (1), 16, 12, 8, 4						
3.3-V LVCMOS	24 (2), 12 (1), 8, 4, 2						
2.5-V LVTTL/LVCMOS	16 (1), 12, 8, 2						
1.8-V LVTTL/LVCMOS	12 (1), 8, 2						
1.5-V LVCMOS	8 (1), 4, 2						
GTL/GTL+ 1.5-V HSTL Class I and II 1.8-V HSTL Class I and II SSTL-3 Class I and II SSTL-2 Class I and II SSTL-18 Class I and II	Support max and min strength						

Notes to Table 2-28:

(1) This is the Quartus II software default current setting.

(2) I/O banks 1, 2, 5, and 6 do not support this setting.

Quartus II software version 4.2 and later will report current strength as "PCI Compliant" for 3.3-V PCI, 3.3-V PCI-X 1.0, and Compact PCI I/O standards.

Stratix devices support series on-chip termination (OCT) using programmable drive strength. For more information, contact your Altera Support Representative.

#### **Open-Drain Output**

Stratix devices provide an optional open-drain (equivalent to an opencollector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and writeenable signals) that can be asserted by any of several devices.

## **Slew-Rate Control**

The output buffer for each Stratix device I/O pin has a programmable output slew-rate control that can be configured for low-noise or highspeed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal delay to rising and falling edges. Each





#### Note to Figure 3–2:

(1) When the Stratix device is configured with the factory configuration, it can handle update data from EPC16, EPC8, or EPC4 configuration device pages and point to the next page in the configuration device.

Table 4–22. SSTL-3 Class I Specifications (Part 2 of 2)										
Symbol	Parameter Conditions Minimum Typical Maximum Unit									
V <sub>IL(AC)</sub>	Low-level AC input voltage				$V_{REF} - 0.4$	V				
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -8 mA (3)	V <sub>TT</sub> + 0.6			V				
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8 mA <i>(3)</i>			V <sub>TT</sub> – 0.6	V				

Table 4–23. SSTL-3 Class II Specifications										
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
V <sub>CCIO</sub>	Output supply voltage		3.0	3.3	3.6	V				
V <sub>TT</sub>	Termination voltage		$V_{\text{REF}} - 0.05$	$V_{REF}$	V <sub>REF</sub> + 0.05	V				
V <sub>REF</sub>	Reference voltage		1.3	1.5	1.7	V				
V <sub>IH(DC)</sub>	High-level DC input voltage		V <sub>REF</sub> + 0.2		$V_{CCIO} + 0.3$	V				
V <sub>IL(DC)</sub>	Low-level DC input voltage		-0.3		$V_{REF} - 0.2$	V				
V <sub>IH(AC)</sub>	High-level AC input voltage		V <sub>REF</sub> + 0.4			V				
V <sub>IL(AC)</sub>	Low-level AC input voltage				$V_{REF} - 0.4$	V				
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -16 mA <i>(3)</i>	V <sub>TT</sub> + 0.8			V				
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 16 mA <i>(3)</i>			V <sub>TT</sub> – 0.8	V				

Table 4–24. 3.3-V AGP 2× Specifications										
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
V <sub>CCIO</sub>	Output supply voltage		3.15	3.3	3.45	V				
V <sub>REF</sub>	Reference voltage		$0.39 \times V_{\text{CCIO}}$		$0.41 \times V_{\text{CCIO}}$	V				
V <sub>IH</sub>	High-level input voltage (4)		$0.5\timesV_{CCIO}$		$V_{CCIO} + 0.5$	V				
V <sub>IL</sub>	Low-level input voltage (4)				$0.3\timesV_{CCIO}$	V				
V <sub>OH</sub>	High-level output voltage	$I_{OUT} = -0.5 \text{ mA}$	$0.9\timesV_{CCIO}$		3.6	V				
V <sub>OL</sub>	Low-level output voltage	$I_{OUT} = 1.5 \text{ mA}$			$0.1\timesV_{CCIO}$	V				

Table 4–25. 3.3-V AGP 1× Specifications (Part 1 of 2)									
Symbol	Parameter Conditions Minimum Typical Maximum U								
V <sub>CCIO</sub>	Output supply voltage		3.15	3.3	3.45	V			
V <sub>IH</sub>	High-level input voltage (4)		$0.5\timesV_{CCIO}$		$V_{CCIO} + 0.5$	V			
V <sub>IL</sub>	Low-level input voltage (4)				$0.3 \times  V_{CCIO}$	V			

# **Timing Model**

The DirectDrive<sup>™</sup> technology and MultiTrack<sup>™</sup> interconnect ensure predictable performance, accurate simulation, and accurate timing analysis across all Stratix device densities and speed grades. This section describes and specifies the performance, internal, external, and PLL timing specifications.

All specifications are representative of worst-case supply voltage and junction temperature conditions.

# **Preliminary & Final Timing**

Timing models can have either preliminary or final status. The Quartus II software issues an informational message during the design compilation if the timing models are preliminary. Table 4–35 shows the status of the Stratix device timing models.

Preliminary status means the timing model is subject to change. Initially, timing numbers are created using simulation results, process data, and other known parameters. These tests are used to make the preliminary numbers as close to the actual timing parameters as possible.

Final timing numbers are based on actual device operation and testing. These numbers reflect the actual performance of the device under worstcase voltage and junction temperature conditions.

Table 4–35. Stratix Device Timing Model Status							
Device	Preliminary	Final					
EP1S10		$\checkmark$					
EP1S20		$\checkmark$					
EP1S25		$\checkmark$					
EP1S30		$\checkmark$					
EP1S40		$\checkmark$					
EP1S60		$\checkmark$					
EP1S80		$\checkmark$					

Table 4–50. M-RAM Block Internal Timing Microparameters (Part 2 of 2)										
Sumhal	-5		-	6	-7		-8		11	
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
t <sub>MRAMBESU</sub>	25		25		28		33		ps	
t <sub>MRAMBEH</sub>	18		20		23		27		ps	
t <sub>MRAMDATAASU</sub>	25		25		28		33		ps	
t <sub>MRAMDATAAH</sub>	18		20		23		27		ps	
t <sub>MRAMADDRASU</sub>	25		25		28		33		ps	
t <sub>MRAMADDRAH</sub>	18		20		23		27		ps	
t <sub>MRAMDATABSU</sub>	25		25		28		33		ps	
t <sub>MRAMDATABH</sub>	18		20		23		27		ps	
t <sub>MRAMADDRBSU</sub>	25		25		28		33		ps	
t <sub>MRAMADDRBH</sub>	18		20		23		27		ps	
t <sub>MRAMDATACO1</sub>		1,038		1,053		1,210		1,424	ps	
t <sub>MRAMDATACO2</sub>		4,362		4,939		5,678		6,681	ps	
t <sub>MRAMCLKHL</sub>	1,000		1,111		1,190		1,400		ps	
t <sub>MRAMCLR</sub>	135		150		172		202		ps	

Table 4–51. Routing Delay Internal Timing Parameters										
Symbol	-5		-6		-7		-8		Unit	
Symbol	Min	Max	Min	Max	Min	Max	Min	Max		
t <sub>R4</sub>		268		295		339		390	ps	
t <sub>R8</sub>		371		349		401		461	ps	
t <sub>R24</sub>		465		512		588		676	ps	
t <sub>C4</sub>		440		484		557		641	ps	
t <sub>C8</sub>		577		634		730		840	ps	
t <sub>C16</sub>		445		489		563		647	ps	
t <sub>local</sub>		313		345		396		455	ps	

Routing delays vary depending on the load on that specific routing line. The Quartus II software reports the routing delay information when running the timing analysis for a design.

Table 4–93. EP1S80 External I/O Timing on Column Pins Using Global Clock Networks Note (1)										
Daramatar	-5 Speed Grade		-6 Spee	-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		
Faraineter	Min	Max	Min	Max	Min	Max	Min	Max	UIII	
t <sub>INSU</sub>	0.884		0.976		1.118		NA		ns	
t <sub>INH</sub>	0.000		0.000		0.000		NA		ns	
t <sub>OUTCO</sub>	3.267	6.274	3.267	6.721	3.267	7.415	NA	NA	ns	
t <sub>XZ</sub>	3.207	6.148	3.207	6.589	3.207	7.291	NA	NA	ns	
t <sub>ZX</sub>	3.207	6.148	3.207	6.589	3.207	7.291	NA	NA	ns	
t <sub>INSUPLL</sub>	0.506		0.656		0.838		NA		ns	
t <sub>INHPLL</sub>	0.000		0.000		0.000		NA		ns	
t <sub>OUTCOPLL</sub>	1.635	2.805	1.635	2.809	1.635	2.828	NA	NA	ns	
t <sub>XZPLL</sub>	1.575	2.679	1.575	2.677	1.575	2.704	NA	NA	ns	
t <sub>ZXPLL</sub>	1.575	2.679	1.575	2.677	1.575	2.704	NA	NA	ns	

Table 4–94. EP1S80 External I/O Timing on Row Pins Using Fast Regional Clock Networks Note (1)										
Parameter	-5 Spee	-5 Speed Grade		-6 Speed Grade		-7 Speed Grade -8 Speed Gra		d Grade	Unit	
	Min	Max	Min	Max	Min	Max	Min	Max		
t <sub>INSU</sub>	2.792		2.993		3.386		NA		ns	
t <sub>INH</sub>	0.000		0.000		0.000		NA		ns	
t <sub>OUTCO</sub>	2.619	5.235	2.619	5.609	2.619	6.086	NA	NA	ns	
t <sub>xz</sub>	2.646	5.289	2.646	5.665	2.646	6.154	NA	NA	ns	
t <sub>ZX</sub>	2.646	5.289	2.646	5.665	2.646	6.154	NA	NA	ns	

the FPGA device. The Quartus II software calculates the I/O timing for each I/O standard with a default baseline loading as specified by the I/O standard.

Altera measures clock-to-output delays ( $t_{CO}$ ) at worst-case process, minimum voltage, and maximum temperature (PVT) for the 3.3-V LVTTL I/O standard with 24 mA (default case) current drive strength setting and fast slew rate setting. I/O adder delays are measured to calculate the  $t_{CO}$  change at worst-case PVT across all I/O standards and current drive strength settings with the default loading shown in Table 4–101 on page 4–62. Timing derating data for additional loading is taken for  $t_{CO}$  across worst-case PVT for all I/O standards and drive strength settings. These three pieces of data are used to predict the timing at the output pin.

 $t_{CO}$  at pin =  $t_{OUTCO}$  max for 3.3-V 24 mA LVTTL + I/O Adder + Output Delay Adder for Loading

Simulation using IBIS models is required to determine the delays on the PCB traces in addition to the output pin delay timing reported by the Quartus II software and the timing model in the device handbook.

- 1. Simulate the output driver of choice into the generalized test setup using values from Table 4–101 on page 4–62.
- 2. Record the time to VMEAS.
- 3. Simulate the output driver of choice into the actual PCB trace and load, using the appropriate IBIS input buffer model or an equivalent capacitance value to represent the load.
- 4. Record the time to VMEAS.
- 5. Compare the results of steps 2 and 4. The increase or decrease in delay should be added to or subtracted from the I/O Standard Output Adder delays to yield the actual worst-case propagation delay (clock-to-input) of the PCB trace.

The Quartus II software reports maximum timing with the conditions shown in Table 4–101 on page 4–62 using the proceeding equation. Figure 4–7 on page 4–62 shows the model of the circuit that is represented by the Quartus II output timing.

Table 4–125. High-Speed I/O Specifications for Flip-Chip Packages (Part 4 of 4) Notes (1), (2)														
Symbol	Conditions	-5 Speed Grade		-6 Speed Grade		-7 Speed Grade			-8 Speed Grade			Unit		
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
t <sub>DUTY</sub>	LVDS ( $J = 2$ through 10)	47.5	50	52.5	47.5	50	52.5	47.5	50	52.5	47.5	50	52.5	%
	LVDS (J=1) and LVPECL, PCML, HyperTransport technology	45	50	55	45	50	55	45	50	55	45	50	55	%
t <sub>LOCK</sub>	All			100			100			100			100	μs

Notes to Table 4–125:

(1) When J = 4, 7, 8, and 10, the SERDES block is used.

(2) When J = 2 or J = 1, the SERDES is bypassed.

Table 4–130. Enhanced PLL Specifications for -8 Speed Grade (Part 2 of 3)						
Symbol	Parameter	Min	Тур	Мах	Unit	
t <sub>EINJITTER</sub>	External feedback clock period jitter			±200 <i>(3)</i>	ps	
t <sub>FCOMP</sub>	External feedback clock compensation time (4)			6	ns	
f <sub>OUT</sub>	Output frequency for internal global or regional clock	0.3		357	MHz	
f <sub>OUT_EXT</sub>	Output frequency for external clock (3)	0.3		369	MHz	
toutduty	Duty cycle for external clock output (when set to 50%)	45		55	%	
t <sub>JITTER</sub>	Period jitter for external clock output (6)			±100 ps for >200-MHz outclk ±20 mUI for <200-MHz outclk	ps or mUI	
t <sub>CONFIG5,6</sub>	Time required to reconfigure the scan chains for PLLs 5 and 6			289/f <sub>SCANCLK</sub>		
t <sub>CONFIG11,12</sub>	Time required to reconfigure the scan chains for PLLs 11 and 12			193/f <sub>SCANCLK</sub>		
t <sub>SCANCLK</sub>	scanclk frequency (5)			22	MHz	
t <sub>DLOCK</sub>	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) (7) (11)	(9)		100	μs	
t <sub>LOCK</sub>	Time required to lock from end of device configuration (11)	10		400	μs	
f <sub>VCO</sub>	PLL internal VCO operating range	300		600 (8)	MHz	

Tables 4–131 through 4–133 describe the Stratix device fast PLL specifications.

Table 4–131. Fast PLL Specifications for -5 & -6 Speed Grade Devices						
Symbol	Parameter		Max	Unit		
f <sub>IN</sub>	CLKIN frequency (1), (2), (3)	10	717	MHz		
f <sub>INPFD</sub>	Input frequency to PFD	10	500	MHz		
f <sub>OUT</sub>	Output frequency for internal global or regional clock $(3)$	9.375	420	MHz		
fout_diffio	Output frequency for external clock driven out on a differential I/O data channel (2)	(5)	(5)			
f <sub>VCO</sub>	VCO operating frequency	300	1,000	MHz		
t <sub>INDUTY</sub>	CLKIN duty cycle	40	60	%		
t <sub>INJITTER</sub>	Period jitter for CLKIN pin		±200	ps		
t <sub>DUTY</sub>	Duty cycle for DFFIO 1× CLKOUT pin (6)	45	55	%		
t <sub>JITTER</sub>	Period jitter for DIFFIO clock out (6)		(5)	ps		
t <sub>LOCK</sub>	Time required for PLL to acquire lock	10	100	μs		
m	Multiplication factors for <i>m</i> counter (6)	1	32	Integer		
<i>I</i> 0, <i>I</i> 1, <i>g</i> 0	Multiplication factors for I0, I1, and $g0$ counter (7), (8)	1	32	Integer		
t <sub>ARESET</sub>	Minimum pulse width on areset signal	10		ns		

Table 4–132. Fast PLL Specifications for -7 Speed Grades (Part 1 of 2)						
Symbol	Symbol Parameter		Max	Unit		
f <sub>IN</sub>	CLKIN frequency (1), (3)	10	640	MHz		
f <sub>INPFD</sub>	Input frequency to PFD	10	500	MHz		
f <sub>OUT</sub>	Output frequency for internal global or regional clock (4)	9.375	420	MHz		
fout_diffio	Output frequency for external clock driven out on a differential I/O data channel	(5)	(5)	MHz		
f <sub>VCO</sub>	VCO operating frequency	300	700	MHz		
t <sub>INDUTY</sub>	CLKIN duty cycle	40	60	%		
t <sub>INJITTER</sub>	Period jitter for CLKIN pin		±200	ps		
t <sub>DUTY</sub>	Duty cycle for DFFIO 1× CLKOUT pin (6)	45	55	%		

Table 4–133. Fast PLL Specifications for -8 Speed Grades (Part 2 of 2)						
Symbol	Parameter	Min	Max	Unit		
t <sub>ARESET</sub>	Minimum pulse width on areset signal	10		ns		

#### Notes to Tables 4–131 through 4–133:

(1) See "Maximum Input & Output Clock Rates" on page 4–76.

- (2) PLLs 7, 8, 9, and 10 in the EP1S80 device support up to 717-MHz input and output.
- (3) Use this equation ( $f_{OUT} = f_{IN} * ml(n \times \text{post-scale counter})$ ) in conjunction with the specified  $f_{INPFD}$  and  $f_{VCO}$  ranges to determine the allowed PLL settings.
- (4) When using the SERDES, high-speed differential I/O mode supports a maximum output frequency of 210 MHz to the global or regional clocks (that is, the maximum data rate 840 Mbps divided by the smallest SERDES J factor of 4).
- (5) Refer to the section "High-Speed I/O Specification" on page 4-87 for more information.
- (6) This parameter is for high-speed differential I/O mode only.
- (7) These counters have a maximum of 32 if programmed for 50/50 duty cycle. Otherwise, they have a maximum of 16.
- (8) High-speed differential I/O mode supports W = 1 to 16 and J = 4, 7, 8, or 10.

# DLL Specifications

Table 4–134 reports the jitter for the DLL in the DQS phase shift reference circuit.

Table 4–134. DLL Jitter for DQS Phase Shift Reference Circuit						
Frequency (MHz) DLL Jitter (ps)						
197 to 200	± 100					
160 to 196	± 300					
100 to 159	± 500					

•••

For more information on DLL jitter, see the *DDR SRAM* section in the *Stratix Architecture* chapter of the *Stratix Device Handbook, Volume* 1.

Table 4–135 lists the Stratix DLL low frequency limit for full phase shift across all PVT conditions. The Stratix DLL can be used below these frequencies, but it will not achieve the full phase shift requested across all



Figure 5–1. Stratix Device Packaging Ordering Information

Mode 2-36 Row & Column Interface Unit Signals 2–43 Parity Bit Support 2–24 Shift Register Memory Configuration 2–26 Support 2-25 Simple Dual-Port & Single-Port Memory Configurations 2–23 IOE Stratix in DDR Input I/O Configuration 2–112 Stratix IOE in DDR Output I/O Configuration 2-114 TriMatrix Memory 2–21 True Dual-Port Memory Configuration 2–22

# 0

Ordering Information 5–1 Device Pin-Outs 5–1 Packaging Ordering Information 5–2 Reference & Ordering Information 5–1 Output Registers 2–64 Output Selection Multiplexer 2–64

# Ρ

Packaging BGA Package Sizes 1-4 Device Speed Grades 1–5 FineLine BGA Package Sizes 1–5 PCI-X 1.0 Specifications 4–10 Phase Shifting 2–103 PLL Advanced Clear & Enable Control 2–98 Dynamically Programmable Counters & Delays in Stratix Device Enhanced PLLs 2-91 Enhanced Fast PLLs 2-81 Fast PLL 2–100 Channel Layout EP1S10, EP1S20 or EP1S25 Devices 2–138 Channel Layout EP1S30 to EP1S80 Devices 2-139

Port I/O Standards 2–102 I/O Standards Supported for Enhanced PLL Pins 2–94 Lock Detect & Programmable Gated Locked 2–98 PLL Locations 2–84 Programmable Bandwidth 2–91 Programmable Delay Chain 2–111 Programmable Duty Cycle 2–98 Reconfiguration 2–90

# Т

Testing Temperature Sensing Diode 3–13 Electrical Characteristics 3–14 External 3–14 Temperature vs. Temperature-Sensing Diode Voltage 3–15 Timing DSP **Block Internal Timing** Microparameter Descriptions 4–23 Microparameters 4-29 Dual-Port RAM Timing Microparameter Waveform 4-27 External Timing in Stratix Devices 4–33 High-Speed I/O Timing 4-87 High-Speed Timing Specifications & Terminology 4-87 Internal Parameters 4–22 IOE Internal Timing Microparameter Descriptions 4-22 LE Internal Timing Microparameters 4–28 Logic Elements Internal Timing Microparameter Descriptions 4-22 Model 4–19 PLL Timing 4-94 Preliminary & Final 4–19 Stratix Device Timing Model Status 4–19 Stratix JTAG Timing Parameters & Values 3–4 TriMatrix Memory TriMatrix Memory Features 2-21