### Intel - EP1S60F1020I6N Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	5712
Number of Logic Elements/Cells	57120
Total RAM Bits	5215104
Number of I/O	773
Number of Gates	-
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1020-BBGA
Supplier Device Package	1020-FBGA (33x33)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1s60f1020i6n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

DSP Block Interface	
PLLs & Clock Networks	
Global & Hierarchical Clocking	
Enhanced & Fast PLLs	
Enhanced PLLs	
Fast PLLs	
I/O Structure	
Double-Data Rate I/O Pins	2–111
External RAM Interfacing	2–115
Programmable Drive Strength	2–119
Open-Drain Output	
Slew-Rate Control	
Bus Hold	2–121
Programmable Pull-Up Resistor	2–122
Advanced I/O Standard Support	2–122
Differential On-Chip Termination	
MultiVolt I/O Interface	2–129
High-Speed Differential I/O Support	2–130
Dedicated Circuitry	
Byte Alignment	
Power Sequencing & Hot Socketing	2–140

## **Chapter 3. Configuration & Testing**

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support	3–1
SignalTap II Embedded Logic Analyzer	3–5
Configuration	3–5
Operating Modes	3–5
Configuring Stratix FPGAs with JRunner	3–7
Configuration Schemes	3–7
Partial Reconfiguration	3–7
Remote Update Configuration Modes	3–8
Stratix Automated Single Event Upset (SEU) Detection	-12
Custom-Built Circuitry	-13
Software Interface	-13
Temperature Sensing Diode	-13

## **Chapter 4. DC & Switching Characteristics**

Operating Conditions	4–1
Power Consumption	4–17
Timing Model	4–19
Preliminary & Final Timing	4–19
Performance	4–20
Internal Timing Parameters	4–22
External Timing Parameters	4–33
Stratix External I/O Timing	4–36
I/O Timing Measurement Methodology	4–60
External I/O Delay Parameters	4–66



# **Chapter Revision Dates**

The chapters in this book, *Stratix Device Handbook, Volume 1*, were revised on the following dates. Where chapters or groups of chapters are available separately, part numbers are listed.

Chapter 1.	Introduction Revised: Part number:	July 2005 S51001-3.2				
Chapter 2.	Stratix Archite	cture				
1	Revised:	July 2005				
	Part number:	\$51002-3.2				
Chapter 3.	Configuration	& Testing				
1	Revised:	July 2005				
	Part number:	\$51003-1.3				
Chapter 4.	DC & Switchin	g Characteristics				
1	Revised:	January 2006				
	Part number:	\$51004-3.4				
Chapter 5.	Reference & Ordering Information					
Ĩ	Revised:	September 2004				

Part number: S51005-2.1

Figure 2–8 shows the carry-select circuitry in an LAB for a 10-bit full adder. One portion of the LUT generates the sum of two bits using the input signals and the appropriate carry-in bit; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT generates carry-out bits. An LAB-wide carry in bit selects which chain is used for the addition of given inputs. The carry-in signal for each chain, carry-in0 or carry-in1, selects the carry-out to carry forward to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is fed to local, row, or column interconnects.

The Quartus II Compiler automatically creates carry chain logic during design processing, or you can create it manually during design entry. Parameterized functions such as LPM functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II Compiler creates carry chains longer than 10 LEs by linking LABs together automatically. For enhanced fitting, a long carry chain runs vertically allowing fast horizontal connections to TriMatrix<sup>™</sup> memory and DSP blocks. A carry chain can continue as far as a full column.

M512 RAM blocks can have different clocks on its inputs and outputs. The wren, datain, and write address registers are all clocked together from one of the two clocks feeding the block. The read address, rden, and output registers can be clocked by either of the two clocks driving the block. This allows the RAM block to operate in read/write or input/output clock modes. Only the output register can be bypassed. The eight labclk signals or local interconnect can drive the inclock, outclock, wren, rden, inclr, and outclr signals. Because of the advanced interconnect between the LAB and M512 RAM blocks, LEs can also control the wren and rden signals and the RAM clock, clock enable, and asynchronous clear signals. Figure 2–15 shows the M512 RAM block control signal generation logic.

The RAM blocks within Stratix devices have local interconnects to allow LEs and interconnects to drive into RAM blocks. The M512 RAM block local interconnect is driven by the R4, R8, C4, C8, and direct link interconnects from adjacent LABs. The M512 RAM blocks can communicate with LABs on either the left or right side through these row interconnects or with LAB columns on the left or right side with the column interconnects. Up to 10 direct link input connections to the M512 RAM block are possible from the left adjacent LABs and another 10 possible from the right adjacent LAB. M512 RAM outputs can also connect to left and right LABs through 10 direct link interconnects. The M512 RAM block has equal opportunity for access and performance to and from LABs on either its left or right side. Figure 2–16 shows the M512 RAM block to logic array interface.



Figure 2–19. M-RAM Block Control Signals

One of the M-RAM block's horizontal sides drive the address and control signal (clock, renwe, byteena, etc.) inputs. Typically, the horizontal side closest to the device perimeter contains the interfaces. The one exception is when two M-RAM blocks are paired next to each other. In this case, the side of the M-RAM block opposite the common side of the two blocks contains the input interface. The top and bottom sides of any M-RAM block contain data input and output interfaces to the logic array. The top side has 72 data inputs and 72 data outputs for port B, and the bottom side has another 72 data inputs and 72 data outputs for port A. Figure 2–20 shows an example floorplan for the EP1S60 device and the location of the M-RAM interfaces.



Figure 2–26. Input/Output Clock Mode in Simple Dual-Port Mode Notes (1), (2)

#### Notes to Figure 2–26:

- (1) All registers shown except the rden register have asynchronous clear ports.
- (2) Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both read and write operations.



#### Figure 2–45. EP1S30 Device Fast Regional Clock Pin Connections to Fast Regional Clocks

#### Notes to Figure 2-45:

- (1) This is a set of two multiplexers.
- (2) In addition to the FCLK pin inputs, there is also an input from the I/O interconnect.

#### Combined Resources

Within each region, there are 22 distinct dedicated clocking resources consisting of 16 global clock lines, four regional clock lines, and two fast regional clock lines. Multiplexers are used with these clocks to form eight bit busses to drive LAB row clocks, column IOE clocks, or row IOE clocks. Another multiplexer is used at the LAB level to select two of the eight row clocks to feed the LE registers within the LAB. See Figure 2–46.

provide general purpose clocking with multiplication and phase shifting as well as high-speed outputs for high-speed differential I/O support. Enhanced and fast PLLs work together with the Stratix high-speed I/O and advanced clock architecture to provide significant improvements in system performance and bandwidth.

The Quartus II software enables the PLLs and their features without requiring any external devices. Table 2–18 shows the PLLs available for each Stratix device.

Table 2–18	Table 2–18. Stratix Device PLL Availability											
Dovice		Fast PLLs							Enhanced PLLs			
Device	1	2	3	4	7	8	9	10	5(1)	<b>6</b> (1)	<b>11</b> (2)	<b>12</b> <i>(2)</i>
EP1S10	$\checkmark$	$\checkmark$	$\checkmark$	~					$\checkmark$	~		
EP1S20	$\checkmark$	$\checkmark$	$\checkmark$	~					$\checkmark$	$\checkmark$		
EP1S25	$\checkmark$	$\checkmark$	$\checkmark$	~					$\checkmark$	~		
EP1S30	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	🗸 (3)	🗸 (3)	🗸 (3)	🗸 (3)	$\checkmark$	$\checkmark$		
EP1S40	~	~	~	~	<ul><li>✓ (3)</li></ul>	<ul><li>✓ (3)</li></ul>	<ul><li>✓ (3)</li></ul>	<ul><li>✓ (3)</li></ul>	~	$\checkmark$	<b>√</b> (3)	<b>√</b> (3)
EP1S60	~	~	~	~	~	$\checkmark$	~	$\checkmark$	~	~	<	$\checkmark$
EP1S80	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	~	$\checkmark$

#### *Notes to Table 2–18:*

(1) PLLs 5 and 6 each have eight single-ended outputs or four differential outputs.

(2) PLLs 11 and 12 each have one single-ended output.

(3) EP1S30 and EP1S40 devices do not support these PLLs in the 780-pin FineLine BGA® package.

Figure 2–53. Clock Switchover Circuitry



There are two possible ways to use the clock switchover feature.

- Use automatic switchover circuitry for switching between inputs of the same frequency. For example, in applications that require a redundant clock with the same frequency as the primary clock, the switchover state machine generates a signal that controls the multiplexer select input on the bottom of Figure 2–53. In this case, the secondary clock becomes the reference clock for the PLL.
- Use the clkswitch input for user- or system-controlled switch conditions. This is possible for same-frequency switchover or to switch between inputs of different frequencies. For example, if inclk0 is 66 MHz and inclk1 is 100 MHz, you must control the switchover because the automatic clock-sense circuitry cannot monitor primary and secondary clock frequencies with a frequency difference of more than ±20%. This feature is useful when clock sources can originate from multiple cards on the backplane, requiring a system-controlled switchover between frequencies of operation. You can use clkswitch together with the lock signal to trigger the switch from a clock that is running but becomes unstable and cannot be locked onto.



#### Figure 2–60. Row I/O Block Connection to the Interconnect

#### Notes to Figure 2-60:

- (1) The 16 control signals are composed of four output enables io\_boe [3..0], four clock enables io\_bce [3..0], four clocks io\_clk[3..0], and four clear signals io\_bclr[3..0].
- (2) The 28 data and control signals consist of eight data out lines: four lines each for DDR applications io\_dataouta[3..0] and io\_dataoutb[3..0], four output enables io\_coe[3..0], four input clock enables io\_cce\_in[3..0], four output clock enables io\_cce\_out[3..0], four clocks io\_cclk[3..0], and four clear signals io\_cclr[3..0].

Table 4–20. SSTL-2 Class I Specifications							
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit	
V <sub>CCIO</sub>	Output supply voltage		2.375	2.5	2.625	V	
V <sub>TT</sub>	Termination voltage		$V_{REF} - 0.04$	$V_{REF}$	V <sub>REF</sub> + 0.04	V	
$V_{REF}$	Reference voltage		1.15	1.25	1.35	V	
V <sub>IH(DC)</sub>	High-level DC input voltage		V <sub>REF</sub> + 0.18		3.0	V	
V <sub>IL(DC)</sub>	Low-level DC input voltage		-0.3		$V_{REF} - 0.18$	V	
V <sub>IH(AC)</sub>	High-level AC input voltage		V <sub>REF</sub> + 0.35			V	
V <sub>IL(AC)</sub>	Low-level AC input voltage				$V_{\text{REF}} - 0.35$	V	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -8.1 mA (3)	V <sub>TT</sub> + 0.57			V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8.1 mA <i>(3)</i>			V <sub>TT</sub> – 0.57	V	

Table 4–21. SSTL-2 Class II Specifications							
Symbol	Parameter Conditions Minimum 1		Typical	Maximum	Unit		
V <sub>CCIO</sub>	Output supply voltage		2.375	2.5	2.625	V	
$V_{TT}$	Termination voltage		$V_{\text{REF}} - 0.04$	$V_{REF}$	V <sub>REF</sub> + 0.04	V	
V <sub>REF</sub>	Reference voltage		1.15	1.25	1.35	V	
V <sub>IH(DC)</sub>	High-level DC input voltage		V <sub>REF</sub> + 0.18		$V_{CCIO} + 0.3$	V	
V <sub>IL(DC)</sub>	Low-level DC input voltage		-0.3		$V_{\text{REF}} - 0.18$	V	
V <sub>IH(AC)</sub>	High-level AC input voltage		$V_{REF} + 0.35$			V	
V <sub>IL(AC)</sub>	Low-level AC input voltage				$V_{\text{REF}} - 0.35$	V	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -16.4 mA (3)	V <sub>TT</sub> + 0.76			V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 16.4 mA <i>(3)</i>			$V_{TT} - 0.76$	V	

Table 4–22. SSTL-3 Class I Specifications (Part 1 of 2)								
Symbol	Parameter Conditions Minimum		Typical	Maximum	Unit			
V <sub>CCIO</sub>	Output supply voltage		3.0	3.3	3.6	V		
V <sub>TT</sub>	Termination voltage		$V_{\text{REF}} - 0.05$	$V_{REF}$	V <sub>REF</sub> + 0.05	V		
V <sub>REF</sub>	Reference voltage		1.3	1.5	1.7	V		
V <sub>IH(DC)</sub>	High-level DC input voltage		V <sub>REF</sub> + 0.2		$V_{CCIO} + 0.3$	V		
V <sub>IL(DC)</sub>	Low-level DC input voltage		-0.3		$V_{REF} - 0.2$	V		
V <sub>IH(AC)</sub>	High-level AC input voltage		$V_{REF} + 0.4$			V		

Table 4–31. CTT I/O Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit		
V <sub>CCIO</sub>	Output supply voltage		2.05	3.3	3.6	V		
V <sub>TT</sub> /V <sub>REF</sub>	Termination and input reference voltage		1.35	1.5	1.65	V		
V <sub>IH</sub>	High-level input voltage		V <sub>REF</sub> + 0.2			V		
V <sub>IL</sub>	Low-level input voltage				V <sub>REF</sub> - 0.2	V		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -8 mA	V <sub>REF</sub> + 0.4			V		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8 mA			$V_{REF} - 0.4$	V		
I <sub>O</sub>	Output leakage current (when output is high <i>Z</i> )	$\begin{array}{l} \text{GND} \leq \!$	-10		10	μA		

Table 4–32. Bus Hold Parameters											
			V <sub>CCIO</sub> Level								
Parameter	Conditions	1.	5 V	1.8	B V	2.5	5 V	3.3	3 V	Unit	
		Min	Max	Min	Max	Min	Max	Min	Max		
Low sustaining current	V <sub>IN</sub> > V <sub>IL</sub> (maximum)	25		30		50		70		μA	
High sustaining current	V <sub>IN</sub> < V <sub>IH</sub> (minimum)	-25		-30		-50		-70		μA	
Low overdrive current	0 V < V <sub>IN</sub> < V <sub>CCIO</sub>		160		200		300		500	μA	
High overdrive current	0 V < V <sub>IN</sub> < V <sub>CCIO</sub>		-160		-200		-300		-500	μA	
Bus-hold trip point		0.5	1.0	0.68	1.07	0.7	1.7	0.8	2.0	V	

### **Internal Timing Parameters**

Internal timing parameters are specified on a speed grade basis independent of device density. Tables 4-37 through 4-42 describe the Stratix device internal timing microparameters for LEs, IOEs, TriMatrix™ memory structures, DSP blocks, and MultiTrack interconnects.

Table 4–37. LE Internal Timing Microparameter Descriptions						
Symbol	Parameter					
t <sub>SU</sub>	LE register setup time before clock					
t <sub>H</sub>	LE register hold time after clock					
t <sub>co</sub>	LE register clock-to-output delay					
t <sub>LUT</sub>	LE combinatorial LUT delay for data-in to data-out					
t <sub>CLR</sub>	Minimum clear pulse width					
t <sub>PRE</sub>	Minimum preset pulse width					
t <sub>CLKHL</sub>	Register minimum clock high or low time. The maximum core clock frequency can be calculated by $1/(2 \times t_{CLKHL})$ .					

Table 4–38. TUE Internal Timing Microparameter Descriptions							
Symbol	Parameter						
t <sub>SU_R</sub>	Row IOE input register setup time						
t <sub>su_c</sub>	Column IOE input register setup time						
t <sub>H</sub>	IOE input and output register hold time after clock						
t <sub>CO_R</sub>	Row IOE input and output register clock-to-output delay						
t <sub>co_c</sub>	Column IOE input and output register clock-to-output delay						
t <sub>PIN2COMBOUT_R</sub>	Row input pin to IOE combinatorial output						
t <sub>PIN2COMBOUT_C</sub>	Column input pin to IOE combinatorial output						
t <sub>COMBIN2PIN_R</sub>	Row IOE data input to combinatorial output pin						
t <sub>COMBIN2PIN_C</sub>	Column IOE data input to combinatorial output pin						
t <sub>CLR</sub>	Minimum clear pulse width						
t <sub>PRE</sub>	Minimum preset pulse width						
t <sub>clkhl</sub>	Register minimum clock high or low time. The maximum I/O clock frequency can be calculated by $1/(2 \times t_{CLKHL})$ . Performance may also be affected by I/O timing, use of PLL, and I/O programmable settings.						

Table 4–38. IOE Internal Timing Microparameter	r Descriptions
--	----------------

ſ

Table 4–50. M-RAM Block Internal Timing Microparameters (Part 2 of 2)									
Querra ha d	-5		-6		-	7	-8		
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>MRAMBESU</sub>	25		25		28		33		ps
t <sub>MRAMBEH</sub>	18		20		23		27		ps
t <sub>MRAMDATAASU</sub>	25		25		28		33		ps
t <sub>MRAMDATAAH</sub>	18		20		23		27		ps
t <sub>MRAMADDRASU</sub>	25		25		28		33		ps
t <sub>MRAMADDRAH</sub>	18		20		23		27		ps
t <sub>MRAMDATABSU</sub>	25		25		28		33		ps
t <sub>MRAMDATABH</sub>	18		20		23		27		ps
t <sub>MRAMADDRBSU</sub>	25		25		28		33		ps
t <sub>MRAMADDRBH</sub>	18		20		23		27		ps
t <sub>MRAMDATACO1</sub>		1,038		1,053		1,210		1,424	ps
t <sub>MRAMDATACO2</sub>		4,362		4,939		5,678		6,681	ps
t <sub>MRAMCLKHL</sub>	1,000		1,111		1,190		1,400		ps
t <sub>MRAMCLR</sub>	135		150		172		202		ps

Table 4–51. Routing Delay Internal Timing Parameters									
	-5		-6		-7		-8		Unit
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>R4</sub>		268		295		339		390	ps
t <sub>R8</sub>		371		349		401		461	ps
t <sub>R24</sub>		465		512		588		676	ps
t <sub>C4</sub>		440		484		557		641	ps
t <sub>C8</sub>		577		634		730		840	ps
t <sub>C16</sub>		445		489		563		647	ps
t <sub>local</sub>		313		345		396		455	ps

Routing delays vary depending on the load on that specific routing line. The Quartus II software reports the routing delay information when running the timing analysis for a design. Tables 4–61 through 4–66 show the external timing parameters on column and row pins for EP1S20 devices.

Table 4–61. EP1S20 External I/O Timing on Column Pins Using Fast Regional Clock Networks Note (1)									
Parameter	-5 Speed Grade		-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		11
	Min	Max	Min	Max	Min	Max	Min	Max	UIII
t <sub>INSU</sub>	2.065		2.245		2.576		NA		ns
t <sub>INH</sub>	0.000		0.000		0.000		NA		ns
t <sub>OUTCO</sub>	2.283	4.622	2.283	4.916	2.283	5.310	NA	NA	ns
t <sub>xz</sub>	2.223	4.496	2.223	4.784	2.223	5.186	NA	NA	ns
t <sub>ZX</sub>	2.223	4.496	2.223	4.784	2.223	5.186	NA	NA	ns

Table 4–62. EP1S20 External I/O Timing on Column Pins Using Regional Clock Networks Note (1)									
<b>.</b> .	-5 Speed Grade		-6 Spee	-6 Speed Grade		d Grade	-8 Speed Grade		
Farailieler	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>INSU</sub>	1.541		1.680		1.931		NA		ns
t <sub>INH</sub>	0.000		0.000		0.000		NA		ns
t <sub>OUTCO</sub>	2.597	5.146	2.597	5.481	2.597	5.955	NA	NA	ns
t <sub>xz</sub>	2.537	5.020	2.537	5.349	2.537	5.831	NA	NA	ns
t <sub>ZX</sub>	2.537	5.020	2.537	5.349	2.537	5.831	NA	NA	ns
t <sub>INSUPLL</sub>	0.777		0.818		0.937		NA		ns
t <sub>INHPLL</sub>	0.000		0.000		0.000		NA		ns
t <sub>OUTCOPLL</sub>	1.296	2.690	1.296	2.801	1.296	2.876	NA	NA	ns
t <sub>XZPLL</sub>	1.236	2.564	1.236	2.669	1.236	2.752	NA	NA	ns
t <sub>ZXPLL</sub>	1.236	2.564	1.236	2.669	1.236	2.752	NA	NA	ns

the FPGA device. The Quartus II software calculates the I/O timing for each I/O standard with a default baseline loading as specified by the I/O standard.

Altera measures clock-to-output delays ( $t_{CO}$ ) at worst-case process, minimum voltage, and maximum temperature (PVT) for the 3.3-V LVTTL I/O standard with 24 mA (default case) current drive strength setting and fast slew rate setting. I/O adder delays are measured to calculate the  $t_{CO}$  change at worst-case PVT across all I/O standards and current drive strength settings with the default loading shown in Table 4–101 on page 4–62. Timing derating data for additional loading is taken for  $t_{CO}$  across worst-case PVT for all I/O standards and drive strength settings. These three pieces of data are used to predict the timing at the output pin.

 $t_{CO}$  at pin =  $t_{OUTCO}$  max for 3.3-V 24 mA LVTTL + I/O Adder + Output Delay Adder for Loading

Simulation using IBIS models is required to determine the delays on the PCB traces in addition to the output pin delay timing reported by the Quartus II software and the timing model in the device handbook.

- 1. Simulate the output driver of choice into the generalized test setup using values from Table 4–101 on page 4–62.
- 2. Record the time to VMEAS.
- 3. Simulate the output driver of choice into the actual PCB trace and load, using the appropriate IBIS input buffer model or an equivalent capacitance value to represent the load.
- 4. Record the time to VMEAS.
- 5. Compare the results of steps 2 and 4. The increase or decrease in delay should be added to or subtracted from the I/O Standard Output Adder delays to yield the actual worst-case propagation delay (clock-to-input) of the PCB trace.

The Quartus II software reports maximum timing with the conditions shown in Table 4–101 on page 4–62 using the proceeding equation. Figure 4–7 on page 4–62 shows the model of the circuit that is represented by the Quartus II output timing.

Table 4–129. Enhanced PLL Specifications for -7 Speed Grade (Part 2 of 2)						
Symbol	Parameter	Min	Тур	Мах	Unit	
toutduty	Duty cycle for external clock output (when set to 50%)	45		55	%	
t <sub>JITTER</sub>	Period jitter for external clock output (6)			±100 ps for >200-MHz outclk ±20 mUI for <200-MHz outclk	ps or mUI	
t <sub>CONFIG5,6</sub>	Time required to reconfigure the scan chains for PLLs 5 and 6			289/f <sub>SCANCLK</sub>		
t <sub>CONFIG11,12</sub>	Time required to reconfigure the scan chains for PLLs 11 and 12			193/f <sub>SCANCLK</sub>		
t <sub>SCANCLK</sub>	scanclk frequency (5)			22	MHz	
t <sub>DLOCK</sub>	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) (7) (11)	(9)		100	μs	
t <sub>LOCK</sub>	Time required to lock from end of device configuration (11)	10		400	μs	
f <sub>VCO</sub>	PLL internal VCO operating range	300		600 (8)	MHz	
t <sub>LSKEW</sub>	Clock skew between two external clock outputs driven by the same counter		±50		ps	
t <sub>SKEW</sub>	Clock skew between two external clock outputs driven by the different counters with the same settings		±75		ps	
f <sub>SS</sub>	Spread spectrum modulation frequency	30		150	kHz	
% spread	Percentage spread for spread spectrum frequency (10)	0.5		0.6	%	
t <sub>ARESET</sub>	Minimum pulse width on areset signal	10			ns	

Table 4–130. Enhanced PLL Specifications for -8 Speed Grade (Part 1 of 3)						
Symbol	Parameter	Min	Тур	Max	Unit	
f <sub>IN</sub>	Input clock frequency	3 (1), (2)		480	MHz	
f <sub>INPFD</sub>	Input frequency to PFD	3		420	MHz	
f <sub>INDUTY</sub>	Input clock duty cycle	40		60	%	
f <sub>EINDUTY</sub>	External feedback clock input duty cycle	40		60	%	
t <sub>INJITTER</sub>	Input clock period jitter			±200 <i>(3)</i>	ps	

Table 4–133. Fast PLL Specifications for -8 Speed Grades (Part 2 of 2)						
Symbol	mbol Parameter Min Max U					
t <sub>ARESET</sub>	Minimum pulse width on areset signal	10		ns		

#### Notes to Tables 4–131 through 4–133:

(1) See "Maximum Input & Output Clock Rates" on page 4–76.

- (2) PLLs 7, 8, 9, and 10 in the EP1S80 device support up to 717-MHz input and output.
- (3) Use this equation ( $f_{OUT} = f_{IN} * ml(n \times \text{post-scale counter})$ ) in conjunction with the specified  $f_{INPFD}$  and  $f_{VCO}$  ranges to determine the allowed PLL settings.
- (4) When using the SERDES, high-speed differential I/O mode supports a maximum output frequency of 210 MHz to the global or regional clocks (that is, the maximum data rate 840 Mbps divided by the smallest SERDES J factor of 4).
- (5) Refer to the section "High-Speed I/O Specification" on page 4-87 for more information.
- (6) This parameter is for high-speed differential I/O mode only.
- (7) These counters have a maximum of 32 if programmed for 50/50 duty cycle. Otherwise, they have a maximum of 16.
- (8) High-speed differential I/O mode supports W = 1 to 16 and J = 4, 7, 8, or 10.

## DLL Specifications

Table 4–134 reports the jitter for the DLL in the DQS phase shift reference circuit.

Table 4–134. DLL Jitter for DQS Phase Shift Reference Circuit						
Frequency (MHz)	DLL Jitter (ps)					
197 to 200	± 100					
160 to 196	± 300					
100 to 159	± 500					

•••

For more information on DLL jitter, see the *DDR SRAM* section in the *Stratix Architecture* chapter of the *Stratix Device Handbook, Volume* 1.

Table 4–135 lists the Stratix DLL low frequency limit for full phase shift across all PVT conditions. The Stratix DLL can be used below these frequencies, but it will not achieve the full phase shift requested across all



## Index

## A

Accumulator 2–63 Adder/Output Blocks 2–61 Adder/Subtractor 2 - 63Accumulator 2 - 63AGP 1x Specifications 4–13 AGP 2x Specifications 4–13 Architecture 2–1 36 x 36 Multiply Mode 2–66 addnsub Signal 2–8 Block Diagram 2–2 Bus Hold 2-121 Byte Alignment 2–140 Carry-Select Chain 2–11 Clear & Preset Logic Control 2–13 Combined Resources 2–78 Dedicated Circuitry 2–137 Device Resources 2–3 Device Routing Scheme 2–20 Digital Signal Processing Block 2–52 Direct Link Connection 2–5 Dynamic Arithmetic Mode 2–10 in LE 2-11 Four-Multipliers Adder Mode 2–68 Functional Description 2–1 LAB Interconnects 2–4 Logic Array Blocks 2–3 Structure 2-4 LE Operating Modes 2–8 Logic Elements 2–6 Modes of Operation 2–64 Multiplier Size & Configurations per DSP block 2-70 Multiply-Accumulator Mode 2–67 MultiTrack Interconnect 2–14 Normal Mode 2–9 in LE 2–9

Open-Drain Output 2–120 Power Sequencing & Hot Socketing 2–140 Programmable Drive Strength 2–119 Programmable Pull-Up Resistor 2–122 Simple Multiplier Mode 2–64 Single-Port Mode 2–51 Slew-Rate Control 2–120 Two-Multipliers Adder Mode 2–67 Adder Mode 2–67 Multiply 2–68

## C

Class I Specifications 4–11, 4–12 Class II Specifications 4–11, 4–12, 4–13 Clocks Clock Feedback 2–96 Clock Multiplication & Division 2–88, 2–101 Clock Switchover 2 - 88Delay 2–97 EP1S10, EP1S20 & EP1S25 Device I/O Clock Groups 2 - 80EP1S25, EP1S20 & EP1S10 Device Fast Clock Pin Connections to Fast Regional Clocks 2–77 EP1S30 Device Fast Regional Clock Pin Connections to Fast Regional Clocks 2-78 EP1S30, EP1S40, EP1S60, EP1S80 Device I/O Clock Groups 2 - 81External Clock Inputs 2–102 Outputs 2–92, 2–103 Outputs for Enhanced PLLs 11 & 12 2–95 Outputs for PLLs 5 & 6 2–93 Fast Regional Clock External I/O Timing Parameters 4–34 Fast Regional Clock Network 2–76

Global & Hierarchical Clocking 2-73 Global & Regional Clock Connections from Side Pins & Fast PLL Outputs 2-85 from Top Clock Pins & Enhanced PLL Outputs 2-86 Global Clock External I/O Timing Parameters 4-35 Global Clock Network 2–74 Global Clocking 2-75 Independent Clock Mode 2-44 Input/Output Clock Mode 2 - 46Simple Dual-Port Mode 2–48 True Dual-Port Mode 2-47 Maximum Input & Output Clock Rates 4–76 Maximum Input Clock Rate for CLK (0, 2, 9, 11) Pins in Flip-Chip Packages 4–77 Wire-Bond Packages 4-79 (1, 3, 8, 10) Pins in Flip-Chip Packages 4–78 Wire-Bond Packages 4-80 (7..4) & CLK(15..12) Pins in Flip-Chip Packages 4–76 Wire-Bond Packages 4–78 Maximum Output Clock Rate for PLL (1, 2, 3, 4) Pins in Flip-Chip Packages 4–83 Wire-Bond Packages 4-85 (5, 6, 11, 12) Pins in Flip-Chip

Packages 4-81 Wire-Bond Packages 4–84 Phase & Delay Shifting 2–96 Phase Delay 2-96 PLL Clock Networks 2-73 Read/Write Clock Mode 2 - 49in Simple Dual-Port Mode 2-50 Regional Clock 2–75 External I/O Timing Parameters 4–34 Regional Clock Bus 2–79 Regional Clock Network 2–75 Spread-Spectrum Clocking 2-98 Configuration 3–5 32-Bit IDCODE 3-3 and Testing 3-1 Data Sources for Configuration 3-7 Local Update Mode 3–12 Local Update Transition Diagram 3–12 Operating Modes 3-5 Partial Reconfiguration 3–7 Remote Update 3–8 Remote Update Transition Diagram 3–11 Schemes 3-7 SignalTap II Embedded Logic Analyzer 3–5 Stratix FPGAs with JRunner 3-7 Control Signals 2–104

## D

DC Switching Absolute Maximum Ratings 4–1 Bus Hold Parameters 4–16 Capacitance 4–17 DC & Switching Characteristics 4–1 External Timing Parameters 4–33 Operating Conditions 4–1 Performance 4–20 Power Consumption 4–17 Recommended Operating Conditions 4–1 DDR Double-Data Rate I/O Pins 2–111 Device Features EP1S10, EP1S20, EP1S25, EP1S30, 1–3 EP1S40, EP1S60, EP1S80, 1–3