## Intel - EP1S80F1508I7 Datasheet





Welcome to <u>E-XFL.COM</u>

## Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

Product Status	Obsolete
Number of LABs/CLBs	7904
Number of Logic Elements/Cells	79040
Total RAM Bits	7427520
Number of I/O	1203
Number of Gates	-
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1508-BBGA, FCBGA
Supplier Device Package	1508-FBGA, FC (40x40)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1s80f1508i7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Chapter	Date/Version	Changes Made
4		<ul> <li>Table 4–48 on page 4–30: added rows t<sub>M512CLKSENSU</sub> and t<sub>M512CLKENH+</sub> and updated symbol names.</li> <li>Updated power-up current (ICCINT) required to power a Stratix device on page 4–17.</li> <li>Updated Table 4–37 on page 4–22 through Table 4–43 on page 4–27.</li> <li>Table 4–49 on page 4–31: added rows t<sub>M4KCLKENSU</sub>, t<sub>M4KCLKENH+</sub> t<sub>M4KBESU</sub>, and t<sub>M4KBEH</sub> deleted rows t<sub>M4KRADDRASU</sub> and t<sub>M4KRADDRH+</sub> and updated symbol names.</li> <li>Table 4–50 on page 4–31: added rows t<sub>M4RADDRASU</sub> and t<sub>M4KRADDRH+</sub> and updated symbol names.</li> <li>Table 4–50 on page 4–31: updated table, deleted "Conditions" column, and added rows t<sub>X2</sub> and t<sub>2X</sub>.</li> <li>Table 4–52 on page 4–34: updated table, deleted "Conditions" column, and added rows t<sub>X2</sub> and t<sub>2X</sub>.</li> <li>Table 4–52 on page 4–34: updated table, deleted "Conditions" column, and added rows t<sub>X2</sub> and t<sub>2X</sub>.</li> <li>Table 4–53 on page 4–34: updated table and added rows t<sub>XZPLL</sub> and t<sub>ZXPLL</sub>.</li> <li>Updated Note 2 in Table 4–53 on page 4–35.</li> <li>Deleted Note 2 in Table 4–54 on page 4–35.</li> <li>Deleted Note 2 from Table 4–55 on page 4–36 through Table 4–66 on page 4–41.</li> <li>Updated Table 4–55 on page 4–36 through Table 4–66 on page 4–56. Added rows t<sub>X2</sub>, t<sub>X</sub></li></ul>



## Figure 2–3. Direct Link Connection

## **LAB Control Signals**

Each LAB contains dedicated logic for driving control signals to its LEs. The control signals include two clocks, two clock enables, two asynchronous clears, synchronous clear, asynchronous preset/load, synchronous load, and add/subtract control signals. This gives a maximum of 10 control signals at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked. For example, any LE in a particular LAB using the labclk1 signal will also use labclkena1. If the LAB uses both the rising and falling edges of a clock, it also uses both LAB-wide clock signals. De-asserting the clock enable signal will turn off the LAB-wide clock.

Each LAB can use two asynchronous clear signals and an asynchronous load/preset signal. The asynchronous load acts as a preset when the asynchronous load data input is tied high.

Figure 2–8 shows the carry-select circuitry in an LAB for a 10-bit full adder. One portion of the LUT generates the sum of two bits using the input signals and the appropriate carry-in bit; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT generates carry-out bits. An LAB-wide carry in bit selects which chain is used for the addition of given inputs. The carry-in signal for each chain, carry-in0 or carry-in1, selects the carry-out to carry forward to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is fed to local, row, or column interconnects.

The Quartus II Compiler automatically creates carry chain logic during design processing, or you can create it manually during design entry. Parameterized functions such as LPM functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II Compiler creates carry chains longer than 10 LEs by linking LABs together automatically. For enhanced fitting, a long carry chain runs vertically allowing fast horizontal connections to TriMatrix<sup>™</sup> memory and DSP blocks. A carry chain can continue as far as a full column.



Figure 2–26. Input/Output Clock Mode in Simple Dual-Port Mode Notes (1), (2)

#### Notes to Figure 2–26:

- (1) All registers shown except the rden register have asynchronous clear ports.
- (2) Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both read and write operations.

## Pipeline/Post Multiply Register

The output of  $9 \times 9$ - or  $18 \times 18$ -bit multipliers can optionally feed a register to pipeline multiply-accumulate and multiply-add/subtract functions. For  $36 \times 36$ -bit multipliers, this register will pipeline the multiplier function.

## Adder/Output Blocks

The result of the multiplier sub-blocks are sent to the adder/output block which consist of an adder/subtractor/accumulator unit, summation unit, output select multiplexer, and output registers. The results are used to configure the adder/output block as a pure output, accumulator, a simple two-multiplier adder, four-multiplier adder, or final stage of the 36-bit multiplier. You can configure the adder/output block to use output registers in any mode, and must use output registers for the accumulator. The system cannot use adder/output blocks independently of the multiplier. Figure 2–34 shows the adder and output stages.

single DSP block can implement two sums or differences from two  $18 \times 18$ -bit multipliers each or four sums or differences from two  $9 \times 9$ -bit multipliers each.

You can use the two-multipliers adder mode for complex multiplications, which are written as:

$$(a + jb) \times (c + jd) = [(a \times c) - (b \times d)] + j \times [(a \times d) + (b \times c)]$$

The two-multipliers adder mode allows a single DSP block to calculate the real part  $[(a \times c) - (b \times d)]$  using one subtractor and the imaginary part  $[(a \times d) + (b \times c)]$  using one adder, for data widths up to 18 bits. Two complex multiplications are possible for data widths up to 9 bits using four adder/subtractor/accumulator blocks. Figure 2–38 shows an 18-bit two-multipliers adder.





## Four-Multipliers Adder Mode

In the four-multipliers adder mode, the DSP block adds the results of two first -stage adder/subtractor blocks. One sum of four  $18 \times 18$ -bit multipliers or two different sums of two sets of four  $9 \times 9$ -bit multipliers can be implemented in a single DSP block. The product width for each multiplier must be the same size. The four-multipliers adder mode is useful for FIR filter applications. Figure 2–39 shows the four multipliers adder mode.



Figure 2–55. External Clock Outputs for PLLs 5 & 6

#### Notes to Figure 2-55:

- (1) The design can use each external clock output pin as a general-purpose output pin from the logic array. These pins are multiplexed with IOE outputs.
- (2) Two single-ended outputs are possible per output counter—either two outputs of the same frequency and phase or one shifted 180°.
- (3) EP1S10, EP1S20, and EP1S25 devices in 672-pin BGA and 484- and 672-pin FineLine BGA packages only have two pairs of external clocks (i.e., pll\_out0p, pll\_out0n, pll\_out1p, and pll\_out1n).
- (4) Differential SSTL and HSTL outputs are implemented using two single-ended output buffers, which are programmed to have opposite polarity.

resynchronization or relock period. The clkena signal can also disable clock outputs if the system is not tolerant to frequency overshoot during resynchronization.

The extclkena signals work in the same way as the clkena signals, but they control the external clock output counters (e0, e1, e2, and e3). Upon re-enabling, the PLL does not need a resynchronization or relock period unless the PLL is using external feedback mode. In order to lock in external feedback mode, the external output must drive the board trace back to the FBIN pin.



## **Fast PLLs**

Stratix devices contain up to eight fast PLLs with high-speed serial interfacing ability, along with general-purpose features. Figure 2–58 shows a diagram of the fast PLL.





### Notes to Figure 2–58:

- The global or regional clock input can be driven by an output from another PLL or any dedicated CLK or FCLK pin. It cannot be driven by internally-generated global signals.
- (2) In high-speed differential I/O support mode, this high-speed PLL clock feeds the SERDES. Stratix devices only support one rate of data transfer per fast PLL in high-speed differential I/O support mode.
- (3) This signal is a high-speed differential I/O support SERDES control signal.

## Clock Multiplication & Division

Stratix device fast PLLs provide clock synthesis for PLL output ports using m/(post scaler) scaling factors. The input clock is multiplied by the m feedback factor. Each output port has a unique post scale counter to divide down the high-frequency VCO. There is one multiply divider, m, per fast PLL with a range of 1 to 32. There are two post scale L dividers for regional and/or LVDS interface clocks, and g0 counter for global clock output port; all range from 1 to 32.

In the case of a high-speed differential interface, set the output counter to 1 to allow the high-speed VCO frequency to drive the SERDES. When used for clocking the SERDES, the *m* counter can range from 1 to 30. The VCO frequency is equal to  $f_{IN} \times m$ , where VCO frequency must be between 300 and 1000 MHz.

Control	Signal	s

The fast PLL has the same lock output, pllenable input, and areset input control signals as the enhanced PLL.

If the input clock stops and causes the PLL to lose lock, then the PLL must be reset for correct phase shift operation.

For more information on high-speed differential I/O support, see "High-Speed Differential I/O Support" on page 2–130.

# I/O Structure

IOEs provide many features, including:

- Dedicated differential and single-ended I/O buffers
- 3.3-V, 64-bit, 66-MHz PCI compliance
- 3.3-V, 64-bit, 133-MHz PCI-X 1.0 compliance
- Joint Test Action Group (JTAG) boundary-scan test (BST) support
- Differential on-chip termination for LVDS I/O standard
- Programmable pull-up during configuration
- Output drive strength control
- Slew-rate control
- Tri-state buffers
- Bus-hold circuitry
- Programmable pull-up resistors
- Programmable input and output delays
- Open-drain outputs
- DQ and DQS I/O pins
- Double-data rate (DDR) Registers

The IOE in Stratix devices contains a bidirectional I/O buffer, six registers, and a latch for a complete embedded bidirectional single data rate or DDR transfer. Figure 2–59 shows the Stratix IOE structure. The IOE contains two input registers (plus a latch), two output registers, and two output enable registers. The design can use both input registers and the latch to capture DDR input and both output registers to drive DDR outputs. Additionally, the design can use the output enable (OE) register for fast clock-to-output enable timing. The negative edge-clocked OE register is used for DDR SDRAM interfacing. The Quartus II software automatically duplicates a single OE register that controls multiple output or bidirectional pins.



Figure 2–61. Column I/O Block Connection to the Interconnect

#### Notes to Figure 2–61:

- (1) The 16 control signals are composed of four output enables io\_boe[3..0], four clock enables io\_bce[3..0], four clocks io\_bclk[3..0], and four clear signals io\_bclr[3..0].
- (2) The 42 data and control signals consist of 12 data out lines; six lines each for DDR applications io\_dataouta[5..0] and io\_dataoutb[5..0], six output enables io\_coe[5..0], six input clock enables io\_cce\_in[5..0], six output clock enables io\_cce\_out[5..0], six clocks io\_cclk[5..0], and six clear signals io\_cclr[5..0].



Figure 2–75. Fast PLL & Channel Layout in the EP1S30 to EP1S80 Devices Note (1)

### Notes to Figure 2-75:

- (1) Wire-bond packages support up to 624 Mbps.
- (2) See Table 2–38 through 2–41 for the number of channels each device supports.
- (3) There is a multiplexer here to select the PLL clock source. If a PLL uses this multiplexer to clock channels outside of its bank quadrant, those clocked channels support up to 840 Mbps for "high" speed channels and 462 Mbps for "low" speed channels as labeled in the device pin-outs at www.altera.com.

**Table 4–53. Stratix Regional Clock External I/O Timing Parameters (Part 2 of 2)** Notes (1), (2)

Symbol	Parameter
t <sub>XZPLL</sub>	Synchronous IOE output enable register to output pin disable delay using regional clock fed by Enhanced PLL with default phase setting
t <sub>ZXPLL</sub>	Synchronous IOE output enable register to output pin enable delay using regional clock fed by Enhanced PLL with default phase setting

Notes to Table 4–53:

- (1) These timing parameters are sample-tested only.
- (2) These timing parameters are for column and row IOE pins. You should use the Quartus II software to verify the external timing for any pin.

Table 4–54 shows the external I/O timing parameters when using global clock networks.

<b>Table 4-</b> (2)	Table 4–54. Stratix Global Clock External I/O Timing Parameters Notes (1),(2)						
Symbol	Parameter						
t <sub>INSU</sub>	Setup time for input or bidirectional pin using IOE input register with global clock fed by ${\tt CLK}\xspace$ pin						
t <sub>INH</sub>	Hold time for input or bidirectional pin using IOE input register with global clock fed by ${\tt CLK}$ pin						
t <sub>outco</sub>	Clock-to-output delay output or bidirectional pin using IOE output register with global clock fed by CLK pin						
t <sub>INSUPLL</sub>	Setup time for input or bidirectional pin using IOE input register with global clock fed by Enhanced PLL with default phase setting						
t <sub>INHPLL</sub>	Hold time for input or bidirectional pin using IOE input register with global clock fed by Enhanced PLL with default phase setting						
t <sub>OUTCOPLL</sub>	Clock-to-output delay output or bidirectional pin using IOE output register with global clock Enhanced PLL with default phase setting						
t <sub>XZPLL</sub>	Synchronous IOE output enable register to output pin disable delay using global clock fed by Enhanced PLL with default phase setting						
t <sub>ZXPLL</sub>	Synchronous IOE output enable register to output pin enable delay using global clock fed by Enhanced PLL with default phase setting						

#### Notes to Table 4–54:

- (1) These timing parameters are sample-tested only.
- (2) These timing parameters are for column and row IOE pins. You should use the Quartus II software to verify the external timing for any pin.

Table 4–71. EP1S25 External I/O Timing on Row Pins Using Regional Clock Networks									
Demonster	-5 Speed Grade		-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		
Farailieler	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>INSU</sub>	1.793		1.927		2.182		2.542		ns
t <sub>INH</sub>	0.000		0.000		0.000		0.000		ns
t <sub>OUTCO</sub>	2.759	5.457	2.759	5.835	2.759	6.346	2.759	7.024	ns
t <sub>xz</sub>	2.786	5.511	2.786	5.891	2.786	6.414	2.786	7.106	ns
t <sub>ZX</sub>	2.786	5.511	2.786	5.891	2.786	6.414	2.786	7.106	ns
t <sub>INSUPLL</sub>	1.169		1.221		1.373		1.600		ns
t <sub>INHPLL</sub>	0.000		0.000		0.000		0.000		ns
t <sub>OUTCOPLL</sub>	1.375	2.861	1.375	2.999	1.375	3.082	1.375	3.174	ns
t <sub>XZPLL</sub>	1.402	2.915	1.402	3.055	1.402	3.150	1.402	3.256	ns
t <sub>ZXPLL</sub>	1.402	2.915	1.402	3.055	1.402	3.150	1.402	3.256	ns

Table 4–72. EP1S25 External I/O Timing on Row Pins Using Global Clock Networks									
Parameter	-5 Speed Grade		-6 Spee	-6 Speed Grade		-7 Speed Grade		-8 Speed Grade	
	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>INSU</sub>	1.665		1.779		2.012		2.372		ns
t <sub>INH</sub>	0.000		0.000		0.000		0.000		ns
t <sub>outco</sub>	2.834	5.585	2.834	5.983	2.834	6.516	2.834	7.194	ns
t <sub>xz</sub>	2.861	5.639	2.861	6.039	2.861	6.584	2.861	7.276	ns
t <sub>ZX</sub>	2.861	5.639	2.861	6.039	2.861	6.584	2.861	7.276	ns
t <sub>INSUPLL</sub>	1.538		1.606		1.816		2.121		ns
t <sub>INHPLL</sub>	0.000		0.000		0.000		0.000		ns
t <sub>OUTCOPLL</sub>	1.164	2.492	1.164	2.614	1.164	2.639	1.164	2.653	ns
t <sub>XZPLL</sub>	1.191	2.546	1.191	2.670	1.191	2.707	1.191	2.735	ns
t <sub>ZXPLL</sub>	1.191	2.546	1.191	2.670	1.191	2.707	1.191	2.735	ns

Table 4–102 shows the reporting methodology used by the Quartus II software for minimum timing information for output pins.

Table 4–102. Reporting Methodology For Minimum Timing For Single-Ended Output Pins	(Part	1 of 2)
Notes (1), (2), (3)		

		Measurement Point						
I/O Standard	R <sub>UP</sub> Ω	R <sub>DN</sub> Ω	R <sub>s</sub> Ω	R <sub>T</sub> Ω	V <sub>CCIO</sub> (V)	VTT (V)	C <sub>L</sub> (pF)	V <sub>MEAS</sub>
3.3-V LVTTL	-	-	0	-	3.600	3.600	10	1.800
2.5-V LVTTL	-	-	0	-	2.630	2.630	10	1.200
1.8-V LVTTL	-	-	0	-	1.950	1.950	10	0.880
1.5-V LVTTL	-	-	0	-	1.600	1.600	10	0.750
3.3-V LVCMOS	-	-	0	-	3.600	3.600	10	1.800
2.5-V LVCMOS	-	-	0	-	2.630	2.630	10	1.200
1.8-V LVCMOS	-	-	0	-	1.950	1.950	10	0.880
1.5-V LVCMOS	-	-	0	-	1.600	1.600	10	0.750
3.3-V GTL	-	-	0	25	3.600	1.260	30	0.860
2.5-V GTL	-	-	0	25	2.630	1.260	30	0.860
3.3-V GTL+	-	-	0	25	3.600	1.650	30	1.120
2.5-V GTL+	-	-	0	25	2.630	1.650	30	1.120
3.3-V SSTL-3 Class II	-	-	25	25	3.600	1.750	30	1.750
3.3-V SSTL-3 Class I	-	-	25	50	3.600	1.750	30	1.750
2.5-V SSTL-2 Class II	-	-	25	25	2.630	1.390	30	1.390
2.5-V SSTL-2 Class I	-	-	25	50	2.630	1.390	30	1.390
1.8-V SSTL-18 Class II	-	-	25	25	1.950	1.040	30	1.040
1.8-V SSTL-18 Class I	-	-	25	50	1.950	1.040	30	1.040
1.5-V HSTL Class II	-	-	0	25	1.600	0.800	20	0.900
1.5-V HSTL Class I	-	-	0	50	1.600	0.800	20	0.900
1.8-V HSTL Class II	-	-	0	25	1.950	0.900	20	1.000
1.8-V HSTL Class I	-	-	0	50	1.950	0.900	20	1.000
3.3-V PCI (4)	-/25	25/-	0	-	3.600	1.950	10	1.026/2.214
3.3-V PCI-X 1.0 (4)	-/25	25/-	0	-	3.600	1.950	10	1.026/2.214
3.3-V Compact PCI (4)	-/25	25/-	0	-	3.600	3.600	10	1.026/2.214
3.3-V AGP 1× (4)	-/25	25/-	0	-	3.600	3.600	10	1.026/2.214

Table 4–104. Stratix I/O Standard Row Pin Input Delay Adders									
Paramotor	-5 Speed Grade		-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		
Farameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
LVCMOS		0		0		0		0	ps
3.3-V LVTTL		0		0		0		0	ps
2.5-V LVTTL		21		22		25		29	ps
1.8-V LVTTL		181		190		218		257	ps
1.5-V LVTTL		300		315		362		426	ps
GTL+		-152		-160		-184		-216	ps
СТТ		-168		-177		-203		-239	ps
SSTL-3 Class I		-193		-203		-234		-275	ps
SSTL-3 Class II		-193		-203		-234		-275	ps
SSTL-2 Class I		-262		-276		-317		-373	ps
SSTL-2 Class II		-262		-276		-317		-373	ps
SSTL-18 Class I		-105		-111		-127		-150	ps
SSTL-18 Class II		0		0		0		0	ps
1.5-V HSTL Class I		-151		-159		-183		-215	ps
1.8-V HSTL Class I		-126		-133		-153		-179	ps
LVDS		-149		-157		-180		-212	ps
LVPECL		-149		-157		-180		-212	ps
3.3-V PCML		-65		-69		-79		-93	ps
HyperTransport		77		-81		-93		-110	ps

FPLL[107]CLK Pins in Wire-Bond Packages (Part 2 of 2)							
I/O Standard	-6 Speed Grade	-7 Speed Grade	-8 Speed Grade	Unit			
LVCMOS	422	390	390	MHz			
GTL+	250	200	200	MHz			
SSTL-3 Class I	350	300	300	MHz			
SSTL-3 Class II	350	300	300	MHz			
SSTL-2 Class I	350	300	300	MHz			
SSTL-2 Class II	350	300	300	MHz			
SSTL-18 Class I	350	300	300	MHz			
SSTL-18 Class II	350	300	300	MHz			
1.5-V HSTL Class I	350	300	300	MHz			
1.8-V HSTL Class I	350	300	300	MHz			
CTT	250	200	200	MHz			
Differential 1.5-V HSTL C1	350	300	300	MHz			
LVPECL (1)	717	640	640	MHz			
PCML (1)	375	350	350	MHz			
LVDS (1)	717	640	640	MHz			
HyperTransport technology (1)	717	640	640	MHz			

Table A 110 Strativ Maximum Innut Clock Rate for CLKIN 2 9 111 Pins &

Table 4–119. Stratix Maximum Input Clock Rate for CLK[1, 3, 8, 10] Pins in Wire-Bond Packages (Part 1 of 2)

I/O Standard	-6 Speed Grade	-7 Speed Grade	-8 Speed Grade	Unit
LVTTL	422	390	390	MHz
2.5 V	422	390	390	MHz
1.8 V	422	390	390	MHz
1.5 V	422	390	390	MHz
LVCMOS	422	390	390	MHz
GTL+	250	200	200	MHz
SSTL-3 Class I	350	300	300	MHz
SSTL-3 Class II	350	300	300	MHz
SSTL-2 Class I	350	300	300	MHz
SSTL-2 Class II	350	300	300	MHz

Table 4–130. Enhanced PLL Specifications for -8 Speed Grade (Part 2 of 3)									
Symbol	Parameter	Min	Тур	Мах	Unit				
t <sub>EINJITTER</sub>	External feedback clock period jitter			±200 <i>(3)</i>	ps				
t <sub>FCOMP</sub>	External feedback clock compensation time (4)			6	ns				
f <sub>OUT</sub>	Output frequency for internal global or regional clock	0.3		357	MHz				
f <sub>OUT_EXT</sub>	Output frequency for external clock (3)	0.3		369	MHz				
toutduty	Duty cycle for external clock output (when set to 50%)	45		55	%				
t <sub>JITTER</sub>	Period jitter for external clock output (6)			±100 ps for >200-MHz outclk ±20 mUI for <200-MHz outclk	ps or mUI				
t <sub>CONFIG5,6</sub>	Time required to reconfigure the scan chains for PLLs 5 and 6			289/f <sub>SCANCLK</sub>					
t <sub>CONFIG11,12</sub>	Time required to reconfigure the scan chains for PLLs 11 and 12			193/f <sub>SCANCLK</sub>					
t <sub>SCANCLK</sub>	scanclk frequency (5)			22	MHz				
t <sub>DLOCK</sub>	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) (7) (11)	(9)		100	μs				
t <sub>LOCK</sub>	Time required to lock from end of device configuration (11)	10		400	μs				
f <sub>VCO</sub>	PLL internal VCO operating range	300		600 (8)	MHz				

Table 4–130. Enhanced PLL Specifications for -8 Speed Grade (Part 3 of 3)								
Symbol	Parameter	Min	Тур	Мах	Unit			
t <sub>LSKEW</sub>	Clock skew between two external clock outputs driven by the same counter		±50		ps			
t <sub>SKEW</sub>	Clock skew between two external clock outputs driven by the different counters with the same settings		±75		ps			
f <sub>SS</sub>	Spread spectrum modulation frequency	30		150	kHz			
% spread	Percentage spread for spread spectrum frequency (10)	0.5		0.6	%			
t <sub>ARESET</sub>	Minimum pulse width on areset signal	10			ns			

### Notes to Tables 4–127 through 4–130:

- (1) The minimum input clock frequency to the PFD ( $f_{\rm IN}/N$ ) must be at least 3 MHz for Stratix device enhanced PLLs.
- (2) Use this equation  $(f_{OUT} = f_{IN} * ml(n \times post-scale counter))$  in conjunction with the specified  $f_{INPFD}$  and  $f_{VCO}$  ranges to determine the allowed PLL settings.
- (3) See "Maximum Input & Output Clock Rates" on page 4–76.
- (4)  $t_{\text{FCOMP}}$  can also equal 50% of the input clock period multiplied by the pre-scale divider *n* (whichever is less).
- (5) This parameter is timing analyzed by the Quartus II software because the scanclk and scandata ports can be driven by the logic array.
- (6) Actual jitter performance may vary based on the system configuration.
- (7) Total required time to reconfigure and lock is equal to t<sub>DLOCK</sub> + t<sub>CONFIG</sub>. If only post-scale counters and delays are changed, then t<sub>DLOCK</sub> is equal to 0.
- (8) When using the spread-spectrum feature, the minimum VCO frequency is 500 MHz. The maximum VCO frequency is determined by the speed grade selected.
- (9) Lock time is a function of PLL configuration and may be significantly faster depending on bandwidth settings or feedback counter change increment.
- (10) Exact, user-controllable value depends on the PLL settings.
- (11) The LOCK circuit on Stratix PLLs does not work for industrial devices below -20C unless the PFD frequency > 200 MHz. See the Stratix FPGA Errata Sheet for more information on the PLL.