



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I ² C, SPI
Peripherals	LVD, POR, WDT
Number of I/O	36
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 1x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	48-QFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy7c60455-48ltxct

The basic I²C features include:

- *Slave, transmitter, and receiver operation
- *Byte processing for low CPU overhead
- *Interrupt or polling CPU interface
- *Support for clock rates of up to 400 kHz
- *7- or 10-bit addressing (through firmware support)
- *SMBus operation (through firmware support)

Enhanced features of the I²C Slave Enhanced Module include:

- *Support for 7-bit hardware address compare
- *Flexible data buffering schemes
- *A 'no bus stalling' operating mode
- *A low power bus monitoring mode

The I²C block controls the data (SDA) and the clock (SCL) to the external I²C interface through direct connections to two dedicated GPIO pins. When I²C is enabled, these GPIO pins are not available for general purpose use. The enCoRe V LV CPU firmware interacts with the block through I/O register reads and writes, and firmware synchronization is implemented through polling and/or interrupts.

In the default operating mode, which is firmware compatible with previous versions of I²C slave modules, the I²C bus is stalled upon every received address or byte, and the CPU is required to read the data or supply data as required before the I²C bus continues. However, this I²C Slave Enhanced module provides new data buffering capability as an enhanced feature. In the EZI²C buffering mode, the I²C slave interface appears as a 32-byte RAM buffer to the external I²C master. Using a simple predefined protocol, the master controls the read and write pointers into the RAM. When this method is enabled, the slave never stalls the bus. In this protocol, the data available in the RAM (this is managed by the CPU) is valid.

Additional System Resources

System Resources, some of which have been previously listed, provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. The following statements describe the merits of each system resource:

- Low-voltage detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced power-on reset (POR) circuit eliminates the need for a system supervisor.
- The 3.6 V maximum input, 1.8, 2.5, or 3 V selectable output, low dropout regulator (LDO) provides regulation for I/Os. A register controlled bypass mode enables the user to disable the LDO.
- Standard Cypress PSoC IDE tools are available for debugging the enCoRe V LV family of parts.

Getting Started

The quickest way to understanding the enCoRe V silicon is by reading this datasheet and using the PSoC Designer Integrated Development Environment (IDE). This datasheet is an overview of the enCoRe V integrated circuit and presents specific pin, register, and electrical specifications. For in-depth information, along with detailed programming information, refer to the *PSoC Programmable System-on-Chip Technical Reference Manual*, for CY8C28xxx PSoC devices.

For up-to-date ordering, packaging, and electrical specification information, reference the latest enCoRe V device datasheets on the web at <http://www.cypress.com>.

Application Notes

[Cypress application notes](#) are an excellent introduction to the wide variety of possible PSoC designs.

Development Kits

[PSoC Development Kits](#) are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

Training

[Free PSoC technical training](#) (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

CYPros Consultants

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the [CYPros Consultants](#) web site.

Solutions Library

Visit our growing [library of solution focused designs](#). Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

[Technical support](#) – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.

Development Tools

PSoC Designer™ is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
 - Hardware and software I²C slaves and masters
 - Full-speed USB 2.0
 - Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

PSoC Designer Software Subsystems

Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this lets you to use more than 100 percent of PSoC's resources for an application.

Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

Assemblers. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also lets you to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.

Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed-function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and lowering inventory costs. These configurable resources, called PSoC blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is:

1. Select [user modules](#).
2. Configure user modules.
3. Organize and connect.
4. Generate, verify, and debug.

Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called “user modules.” User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure User Modules

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each eight bits of resolution. Using these parameters, you can establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All of the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These [user module datasheets](#) explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information that you may need to successfully implement your design.

Organize and Connect

Build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. Perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the “Generate Configuration Files” step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides APIs with high-level functions to control and respond to hardware events at run time, and interrupt service routines that you can adapt as needed.

A complete code development environment lets you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (accessed by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full-speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer. It lets you to define complex breakpoint events that include monitoring address and data bus values, memory locations, and external signals.

Table 2. 32-Pin Part Pinout (QFN) (continued)

Pin No.	Type	Name	Description
28	Power	Vdd	Supply voltage
29	IOH	P0[7]	Digital I/O
30	IOH	P0[5]	Digital I/O
31	IOH	P0[3]	Digital I/O
32	Power	Vss	Ground connection
CP	Power	Vss	Center pad must be connected to ground

LEGEND I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

48-Pin Part Pinout

Figure 7. CY7C60455/CY7C60456 48-Pin enCoRe V LV Device




Table 3. 48-Pin Part Pinout (QFN)

Pin No.	Type	Name	Description
1	NC	NC	No connection
2	I/O	P2[7]	Digital I/O
3	I/O	P2[5]	Digital I/O, crystal out (Xout)
4	I/O	P2[3]	Digital I/O, crystal in (Xin)
5	I/O	P2[1]	Digital I/O
6	I/O	P4[3]	Digital I/O
7	I/O	P4[1]	Digital I/O
8	I/O	P3[7]	Digital I/O
9	I/O	P3[5]	Digital I/O
10	I/O	P3[3]	Digital I/O
11	I/O	P3[1]	Digital I/O
12	IOHR	P1[7]	Digital I/O, I ² C SCL, SPI SS
13	IOHR	P1[5]	Digital I/O, I ² C SDA, SPI MISO
14	NC	NC	No connection
15	NC	NC	No connection
16	IOHR	P1[3]	Digital I/O, SPI CLK
17	IOHR	P1[1] ^(1,2)	Digital I/O, ISSP CLK, I ² C SCL, SPI MOSI
18	Power	Vss	Supply ground
19	NC	NC	No connection
20	NC	NC	No connection
21	Power	Vdd	Supply voltage

Table 3. 48-Pin Part Pinout (QFN) (continued)

Pin No.	Type	Name	Description
22	IOHR	P1[0] ^(1,2)	Digital I/O, ISSP DATA, I2C SDA, SPI CLK
23	IOHR	P1[2]	Digital I/O
24	IOHR	P1[4]	Digital I/O, optional external clock input (EXTCLK)
25	IOHR	P1[6]	Digital I/O
26	XRES	Ext Reset	Active high external reset with internal pull-down
27	I/O	P3[0]	Digital I/O
28	I/O	P3[2]	Digital I/O
29	I/O	P3[4]	Digital I/O
30	I/O	P3[6]	Digital I/O
31	I/O	P4[0]	Digital I/O
32	I/O	P4[2]	Digital I/O
33	I/O	P2[0]	Digital I/O
34	I/O	P2[2]	Digital I/O
35	I/O	P2[4]	Digital I/O
36	I/O	P2[6]	Digital I/O
37	IOH	P0[0]	Digital I/O
38	IOH	P0[2]	Digital I/O
39	IOH	P0[4]	Digital I/O
40	IOH	P0[6]	Digital I/O
41	Power	Vdd	Supply voltage
42	NC	NC	No connection
43	NC	NC	No connection
44	IOH	P0[7]	Digital I/O
45	IOH	P0[5]	Digital I/O
46	IOH	P0[3]	Digital I/O
47	Power	Vss	Supply ground
48	IOH	P0[1]	Digital I/O
CP	Power	Vss	Center pad must be connected to ground

LEGEND I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output

Register Reference

The section discusses the registers of the enCoRe V LV device. It lists all the registers in mapping tables, in address order.

Register Conventions

The register conventions specific to this section are listed in the following table.

Table 4. Register Conventions

Convention	Description
R	Read register or bits
W	Write register or bits
L	Logical register or bits
C	Clearable register or bits
#	Access is bit specific

Register Mapping Tables

The enCoRe V LV device has a total register address space of 512 bytes. The register space is also referred to as I/O space and is broken into two parts: Bank 0 (user space) and Bank 1 (configuration space). The XIO bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XIO bit is set, the user is said to be in the 'extended' address space or the 'configuration' registers.

Table 5. Register Map Bank 0 Table: User Space

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRT0DR	00	RW		40			80			C0	
PRT0IE	01	RW		41			81			C1	
	02			42			82			C2	
	03			43			83			C3	
PRT1DR	04	RW		44			84			C4	
PRT1IE	05	RW		45			85			C5	
	06			46			86			C6	
	07			47			87			C7	
PRT2DR	08	RW		48			88		I2C_XCFG	C8	RW
PRT2IE	09	RW		49			89		I2C_XSTAT	C9	R
	0A			4A			8A		I2C_ADDR	CA	RW
	0B			4B			8B		I2C_BP	CB	R
PRT3DR	0C	RW		4C			8C		I2C_CP	CC	R
PRT3IE	0D	RW		4D			8D		CPU_BP	CD	RW
	0E			4E			8E		CPU_CP	CE	R
	0F			4F			8F		I2C_BUF	CF	RW
PRT4DR	10	RW		50			90		CUR_PP	D0	RW
PRT4IE	11	RW		51			91		STK_PP	D1	RW
	12			52			92			D2	
	13			53			93		IDX_PP	D3	RW
	14			54			94		MVR_PP	D4	RW
	15			55			95		MVW_PP	D5	RW
	16			56			96		I2C_CFG	D6	RW
	17			57			97		I2C_SCR	D7	#
	18			58			98		I2C_DR	D8	RW
	19			59			99			D9	
	1A			5A			9A		INT_CLR0	DA	RW
	1B			5B			9B		INT_CLR1	DB	RW
	1C			5C			9C		INT_CLR2	DC	RW
	1D			5D			9D		INT_CLR3	DD	RW
	1E			5E			9E		INT_MSK2	DE	RW
	1F			5F			9F		INT_MSK1	DF	RW
	20			60			A0		INT_MSK0	E0	RW
	21			61			A1		INT_SW_EN	E1	RW
	22			62			A2		INT_VC	E2	RC
	23			63			A3		RES_WDT	E3	W
	24			64			A4		INT_MSK3	E4	RW
	25			65			A5			E5	
	26			66			A6			E6	
	27			67			A7			E7	
	28			68			A8			E8	
SPI_TXR	29	W		69			A9			E9	
SPI_RXR	2A	R		6A			AA			EA	
SPI_CR	2B	#		6B			AB			EB	
	2C			6C			AC			EC	
	2D			6D			AD			ED	
	2E			6E			AE			EE	
	2F			6F			AF			EF	
	30			70		PT0_CFG	B0	RW		F0	
	31			71		PT0_DATA1	B1	RW		F1	
	32			72		PT0_DATA0	B2	RW		F2	
	33			73		PT1_CFG	B3	RW		F3	
	34			74		PT1_DATA1	B4	RW		F4	
	35			75		PT1_DATA0	B5	RW		F5	
	36			76		PT2_CFG	B6	RW		F6	
	37			77		PT2_DATA1	B7	RW	CPU_F	F7	RL
	38			78		PT2_DATA0	B8	RW		F8	
	39			79			B9			F9	
	3A			7A			BA			FA	
	3B			7B			BB			FB	
	3C			7C			BC			FC	
	3D			7D			BD			FD	
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#

Gray fields are reserved and should not be accessed. # Access is bit specific.

DC Electrical Characteristics

DC Chip Level Specifications

Table 9 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 9. DC Chip Level Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
V _{DD} ^[5, 6]	Supply voltage	See table titled DC POR and LVD Specifications on page 22 .	1.71	–	3.6	V
I _{DD24}	Supply current, IMO = 24 MHz	Conditions are V _{DD} ≤ 3.0 V, T _A = 25 °C, CPU = 24 MHz No I2C/SPI	–	2.9	4.0	mA
I _{DD12}	Supply current, IMO = 12 MHz	Conditions are V _{DD} ≤ 3.0 V, T _A = 25 °C, CPU = 12 MHz No I2C/SPI	–	1.7	2.6	mA
I _{DD6}	Supply current, IMO = 6 MHz	Conditions are V _{DD} ≤ 3.0 V, T _A = 25 °C, CPU = 6 MHz No I2C/SPI	–	1.2	1.8	mA
I _{SB1}	Standby current with POR, LVD, and Sleep timer	V _{DD} ≤ 3.0V, T _A = 25 °C, I/O regulator turned off	–	1.1	1.5	μA
I _{SB0}	Deep sleep current	V _{DD} ≤ 3.0 V, T _A = 25 °C, I/O regulator turned off	–	0.1	–	μA

Notes

5. When V_{DD} remains in the range from 1.71 V to 1.9 V for more than 50 μsec, the slew rate when moving from the 1.71 V to 1.9 V range to greater than 2 V must be slower than 1 V/500 μsec to avoid triggering POR. The only other restriction on slew rates for any other voltage range or transition is the SR_{POWER_UP} parameter.
 6. If powering down in standby sleep mode, to properly detect and recover from a V_{DD} brown out condition any of the following actions must be taken:
 - ❑ Bring the device out of sleep before powering down.
 - ❑ Assure that V_{DD} falls below 100 mV before powering backup.
 - ❑ Set the No Buzz bit in the OSC_CR0 register to keep the voltage monitoring circuit powered during sleep.
 - ❑ Increase the buzz rate to assure that the falling edge of V_{DD} is captured. The rate is configured through the PSSDC bits in the SLP_CFG register.
- For the referenced registers, refer to the enCoRe V Technical Reference Manual. In deep sleep mode, additional low power voltage monitoring circuitry allows V_{DD} brown out conditions to be detected for edge rates slower than 1 V/ms.

DC General Purpose I/O Specifications ^[7]

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 1.71 V to 3.6 V and $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$. Typical parameters apply to 3.3 V at 25°C . These are for design guidance only.

Table 10. 3.0 V to 3.6 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
R _{PU}	Pull-up resistor	–	4	5.6	8	k Ω
V _{OH1}	High output voltage Port 2 or 3 pins	IOH \leq 10 μA , maximum of 10 mA source current in all I/Os	V _{DD} – 0.2	–	–	V
V _{OH2}	High output voltage Port 2 or 3 pins	IOH = 1 mA, maximum of 20 mA source current in all I/Os	V _{DD} – 0.9	–	–	V
V _{OH3}	High output voltage Port 0 or 1 pins with LDO regulator disabled for Port 1	IOH $<$ 10 μA , maximum of 10 mA source current in all I/Os	V _{DD} – 0.2	–	–	V
V _{OH4}	High output voltage Port 0 or 1 pins with LDO regulator disabled for Port 1	IOH = 5 mA, maximum of 20 mA source current in all I/Os	V _{DD} – 0.9	–	–	V
V _{OH5}	High output voltage Port 1 pins with LDO regulator enabled for 3 V out	IOH $<$ 10 μA , V _{DD} $>$ 3.1 V, maximum of 4 I/Os all sourcing 5 mA	2.85	3.00	3.3	V
V _{OH6}	High output voltage Port 1 pins with LDO regulator enabled for 3 V out	IOH = 5 mA, V _{DD} $>$ 3.1 V, maximum of 20 mA source current in all I/Os	2.20	–	–	V
V _{OH7}	High output voltage Port 1 pins with LDO enabled for 2.5 V out	IOH $<$ 10 μA , V _{DD} $>$ 2.7 V, maximum of 20 mA source current in all I/Os	2.35	2.50	2.75	V
V _{OH8}	High output voltage Port 1 pins with LDO enabled for 2.5 V out	IOH = 2 mA, V _{DD} $>$ 2.7 V, maximum of 20 mA source current in all I/Os	1.90	–	–	V
V _{OH9}	High output voltage Port 1 pins with LDO enabled for 1.8 V out	IOH $<$ 10 μA , V _{DD} $>$ 2.7 V, maximum of 20 mA source current in all I/Os	1.60	1.80	2.1	V
V _{OH10}	High output voltage Port 1 pins with LDO enabled for 1.8 V out	IOH = 1 mA, V _{DD} $>$ 2.7 V, maximum of 20 mA source current in all I/Os	1.20	–	–	V
V _{OL}	Low output voltage	IOL = 25 mA, V _{DD} $>$ 3.3 V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5])	–	–	0.75	V
V _{IL}	Input low voltage	–	–	–	0.80	V
V _{IH}	Input high voltage	–	2.00	–	–	V
V _H	Input hysteresis voltage	–	–	80	–	mV
I _{IL}	Input leakage (absolute value)	–	–	0.001	1	μA
C _{PIN}	Pin capacitance	Package and pin dependent Temp = 25°C	0.5	1.7	5	pF

Note

7. **Errata:** P1[3], P1[6], and P1[7] pins are susceptible to latch up when the I/O sink current exceeds 25 mA per pin on these pins. Add a series resistor $>$ 300 Ω to P1[3], P1[6], and P1[7] pins to restrict current to within latch up limits. For more information please refer to "Errata" on page 33.

Table 11. 2.4 V to 3.0 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
R _{PU}	Pull-up resistor	–	4	5.6	8	kΩ
V _{OH1}	High output voltage Port 2 or 3 pins	I _{OH} < 10 μA, maximum of 10 mA source current in all I/Os	V _{dd} – 0.2	–	–	V
V _{OH2}	High output voltage Port 2 or 3 pins	I _{OH} = 0.2 mA, maximum of 10 mA source current in all I/Os	V _{dd} – 0.4	–	–	V
V _{OH3}	High output voltage Port 0 or 1 pins with LDO regulator disabled for Port 1	I _{OH} < 10 μA, maximum of 10 mA source current in all I/Os	V _{dd} – 0.2	–	–	V
V _{OH4}	High output voltage Port 0 or 1 pins with LDO regulator disabled for Port 1	I _{OH} = 2 mA, maximum of 10 mA source current in all I/Os	V _{dd} – 0.5	–	–	V
V _{OH5A}	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I _{OH} < 10 μA, V _{dd} > 2.4V, maximum of 20 mA source current in all I/Os.	1.50	1.80	2.10	V
V _{OH6A}	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I _{OH} = 1 mA, V _{dd} > 2.4V, maximum of 20 mA source current in all I/Os	1.20	–	–	V
V _{OL}	Low output voltage	I _{OL} = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	–	–	0.75	V
V _{IL}	Input low voltage	–	–	–	0.72	V
V _{IH}	Input high voltage	–	1.4	–	–	V
V _H	Input hysteresis voltage	–	–	80	–	mV
I _{IL}	Input leakage (absolute value)	–	–	0.001	1	μA
C _{PIN}	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.5	1.7	5	pF

Table 12. 1.71 V to 2.4 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
R _{PU}	Pull-up resistor	–	4	5.6	8	kΩ
V _{OH1}	High output voltage Port 2 or 3 pins	I _{OH} = 10 μA, maximum of 10 mA source current in all I/Os	V _{dd} – 0.2	–	–	V
V _{OH2}	High output voltage Port 2 or 3 pins	I _{OH} = 0.5 mA, maximum of 10 mA source current in all I/Os	V _{dd} – 0.5	–	–	V
V _{OH3}	High output voltage Port 0 or 1 pins with LDO regulator disabled for Port 1	I _{OH} = 100 μA, maximum of 10 mA source current in all I/Os	V _{dd} – 0.2	–	–	V
V _{OH4}	High output voltage Port 0 or 1 pins with LDO regulator disabled for Port 1	I _{OH} = 2 mA, maximum of 10 mA source current in all I/Os	V _{dd} – 0.5	–	–	V
V _{OL}	Low output voltage	I _{OL} = 5 mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	–	–	0.4	V
V _{IL}	Input low voltage	–	–	–	0.3 x V _{dd}	V
V _{IH}	Input high voltage	–	0.65 x V _{dd}	–	–	V
V _H	Input hysteresis voltage	–	–	80	–	mV
I _{IL}	Input leakage (absolute value)	–	–	0.001	1	μA
C _{PIN}	Capacitive load on pins	Package and pin dependent. Temp = 25 °C	0.5	1.7	5	pF

DC POR and LVD Specifications

Table 14 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 14. DC POR and LVD Specifications

Symbol	Description	Min	Typ	Max	Units
V _{PPOR0}	Vdd Value for PPOR Trip ⁽⁸⁾ PORLEV[1:0] = 00b, HPOR = 0	1.61	1.66	1.71	V
V _{PPOR1}	PORLEV[1:0] = 00b, HPOR = 1		2.36	2.41	V
V _{PPOR2}	PORLEV[1:0] = 01b, HPOR = 1		2.60	2.66	V
V _{PPOR3}	PORLEV[1:0] = 10b, HPOR = 1		2.82	2.95	V
V _{LVD0}	Vdd Value for LVD Trip VM[2:0] = 000b ⁽⁹⁾	2.40	2.45	2.51	V
V _{LVD1}	VM[2:0] = 001b ⁽¹⁰⁾	2.64	2.71	2.78	V
V _{LVD2}	VM[2:0] = 010b ⁽¹¹⁾	2.85	2.92	2.99	V
V _{LVD3}	VM[2:0] = 011b	2.95	3.02	3.09	V
V _{LVD4}	VM[2:0] = 100b	3.06	3.13	3.20	V
V _{LVD5}	VM[2:0] = 101b	1.84	1.9	2.32	V
V _{LVD6}	VM[2:0] = 110b ⁽¹²⁾	1.75	1.8	1.84	V

DC Programming Specifications

Table 15 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 15. DC Programming Specifications

Symbol	Description	Min	Typ	Max	Units
V _{ddIWRITE}	Supply voltage for flash write operations	1.71	—	5.25	V
I _{DDP}	Supply current during programming or verify	—	5	25	mA
V _{ILP}	Input low voltage during programming or verify	—	—	V _{IL} ^[11]	V
V _{IHP}	Input high voltage during programming or verify	1.71	—	V _{ddIWRITE} + 0.3	V
I _{ILP}	Input current when applying V _{ilp} to P1[0] or P1[1] during programming or verify ⁽¹³⁾	—	—	0.2	mA
I _{IHP}	Input current when applying V _{ihp} to P1[0] or P1[1] during programming or verify ⁽¹³⁾	—	—	1.5	mA
V _{OLP}	Output low voltage during programming or verify	—	—	V _{ss} + 0.75	V
V _{OHP}	Output high voltage during programming or verify	V _{ddIWRITE} - 0.9 V	—	V _{ddIWRITE}	V
Flash _{ENPB}	Flash write endurance ⁽¹⁵⁾	50,000	—	—	Cycles
Flash _{DR}	Flash data retention ⁽¹⁶⁾	10	20	—	Years

Notes

8. Vdd must be greater than or equal to 1.71 V during startup, reset from the XRES pin, or reset from watchdog.
9. Always greater than 50 mV above V_{PPOR1} for falling supply.
10. Always greater than 50 mV above V_{PPOR2} for falling supply.
11. Always greater than 50 mV above V_{PPOR3} for falling supply.
12. Always greater than 50 mV above V_{PPOR0} voltage for falling supply.
13. Driving internal pull-down resistor.
14. See appropriate [DC General Purpose I/O Specifications \[7\]](#) table.
15. Erase/write cycles per block.
16. Following maximum Flash write cycles at Tamb = 55C and Tj = 70C.


AC General Purpose IO Specifications

Table 17 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 17. AC GPIO Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
F _{GPIO}	GPIO operating frequency	Normal strong mode, port 0, 1	0	—	6 MHz for 1.71 V < V _{dd} < 2.4 V	MHz
			0	—	12 MHz for 2.4 V < V _{dd} < 3.6 V	
		Normal strong mode, Port 2, 3	0	—	3 MHz for 1.71 V < V _{dd} < 2.4 V	MHz
					6 MHz for 3.0 V < V _{dd} < 3.6 V	
TRise23	Rise time, strong mode, load = 50 pF Ports 2 or 3	V _{dd} = 3.0 to 3.6 V, 10% – 90%	15	—	80	ns
TRise23L	Rise time, strong mode low supply, load = 50 pF Ports 2 or 3	V _{dd} = 1.71 to 3.0 V, 10% – 90%	15	—	80	ns
TRise01	Rise time, strong mode, load = 50 pF Ports 0 or 1	V _{dd} = 3.0 to 3.6 V, 10% – 90% LDO enabled or disabled	10	—	50	ns
TRise01L	Rise time, strong mode low supply, load = 50 pF Ports 0 or 1	V _{dd} = 1.71 to 3.0 V, 10% – 90% LDO enabled or disabled	15	—	80	ns
TFall	Fall time, strong mode, load = 50 pF, All Ports	V _{dd} = 3.0 to 3.6 V, 10% – 90%	10	—	50	ns
TFallL	Fall time, strong mode low supply, load = 50 pF, all ports	V _{dd} = 1.71 to 3.0 V, 10% - 90%	10	—	70	ns

Figure 10. GPIO Timing Diagram



AC External Clock Specifications

Table 18 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 18. AC External Clock Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
F _{OSCEXT}	Frequency	—	0.750	—	25.2	MHz
—	High period	—	20.6	—	5300	ns
—	Low period	—	20.6	—	—	ns
—	Power up IMO to switch	—	150	—	—	μs


AC Programming Specifications

Table 19 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 19. AC Programming Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
T _{RSCLK}	Rise time of SCLK	—	1	—	20	ns
T _{FSCLK}	Fall time of SCLK	—	1	—	20	ns
T _{SSCLK}	Data set up time to falling edge of SCLK	—	40	—	—	ns
T _{HSCLK}	Data hold time from falling edge of SCLK	—	40	—	—	ns
F _{SCLK}	Frequency of SCLK	—	0	—	8	MHz
T _{ERASEB}	Flash erase time (block)	—	—	—	18	ms
T _{WRITE}	Flash block write time	—	—	—	25	ms
T _{DSCLK1}	Data out delay from falling edge of SCLK	3.0 V < V _{dd} < 3.6 V	—	—	85	ns
T _{DSCLK2}	Data out delay from falling edge of SCLK	1.71 V < V _{dd} < 3.0 V	—	—	130	ns
T _{XRST3}	External reset pulse width after power up	Required to enter programming mode when coming out of sleep	263	—	—	μs

Figure 11. Timing Diagram - AC Programming Cycle



Package Handling

Some IC packages require baking before they are soldered onto a PCB to remove moisture that may have been absorbed after leaving the factory. A label on the package has details about the actual bake temperature and the minimum bake time to remove this moisture. The maximum bake time is the aggregate time that the parts exposed to the bake temperature. Exceeding this exposure may degrade device reliability.

Table 23. Package Handling

Parameter	Description	Minimum	Typical	Maximum	Unit
TBAKETEMP	Bake Temperature	–	125	See package label	°C
TBAKETIME	Bake Time	See package label	–	72	hours

Thermal Impedances

Package	Typical θ_{JA} ⁽¹⁹⁾
16 QFN	32.69 °C/W
32 QFN ⁽²⁰⁾	19.51 °C/W
48 QFN ⁽²⁰⁾	17.68 °C/W

Capacitance on Crystal Pins

Table 24. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
32 QFN	3.2 pF
48 QFN	3.3 pF

Solder Reflow Peak Temperature

Following is the minimum solder reflow peak temperature to achieve good solderability.

Package	Minimum Peak Temperature ⁽²¹⁾	Maximum Peak Temperature
16 QFN	240 °C	260 °C
32 QFN	240 °C	260 °C
48 QFN	240 °C	260 °C

Notes

19. $T_J = T_A + \text{Power} \times \theta_{JA}$.

20. To achieve the thermal impedance specified for the package, solder the center thermal pad to the PCB ground plane.

21. Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5 °C with Sn-Pb or 245 ± 5 °C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.

Acronyms

The following table lists the acronyms that are used in this document.

Acronym	Description
API	application programming interface
CPU	central processing unit
GPIO	general purpose IO
ICE	in-circuit emulator
ILO	internal low speed oscillator
IMO	internal main oscillator
I/O	input/output
LSb	least significant bit
LVD	low voltage detect
MSb	most significant bit
POR	power on reset
PPOR	precision power on reset
PSoC	Programmable System-on-Chip
SLIMO	slow IMO
SRAM	static random access memory

Document Conventions

Units of Measure

The following table lists the units of measure that are used in this document.

Symbol	Unit of Measure
°C	degree Celsius
dB	decibels
fF	femto farad
Hz	hertz
KB	1024 bytes
Kbit	1024 bits
kHz	kilohertz
kΩ	kilohm
MHz	megahertz
MΩ	megaohm
μA	microampere
μF	microfarad
μH	microhenry
μs	microsecond
μV	microvolts
μVrms	microvolts root-mean-square
μW	microwatts
mA	milli-ampere
ms	milli-second
mV	milli-volts
nA	nanoampere
ns	nanosecond
nV	nanovolts
W	ohm
pA	picoampere
pF	picofarad
pp	peak-to-peak
ppm	parts per million
ps	picosecond
sps	samples per second
σ	sigma: one standard deviation
V	volts

Document History Page

Document Title: CY7C604XX, enCoRe™ V Low Voltage Microcontroller Document Number: 001-12395				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	626516	TYJ	See ECN	New data sheet
*A	735721	TYJ / ARI	See ECN	Added new block diagram, replaced TBDs, corrected values, updated pinout information, changed part number to reflect new specifications.
*B	1120504	ARI	See ECN	Corrected the description to pin 29 on Table 1, the Typ/Max values for I_{SB0} on the DC chip-level specifications, and the Min voltage value for $V_{ddIWRITE}$ in the DC Programming Specifications table. Corrected Flash Write Endurance minimum value in the DC Programming Specifications table. Corrected the Flash Erase Time max value and the Flash Block Write Time max value in the AC Programming Specifications table. Implemented new latest template.
*C	1225864	AESA / ARI	See ECN	Corrected the description to pin 13, 29 on Table 1 and 22,44 on Table 2. Added sections Register Reference, Register Conventions and Register Mapping Tables. Corrected Max values on the DC Chip-Level Specifications table.
*D	1446763	AESA	See ECN	Changed T_{ERASEB} parameter, max value to 18ms in Table 13, AC Programming Specification.
*E	1639963	AESA	See ECN	Post to www.cypress.com
*F	2138889	TYJ / PYRS	See ECN	Updated Ordering Code table: - Ordering code changed for 32-QFN package: From -32LKXC to -32LTXC - Added a new package type – “LTXC” for 48-QFN - Included Tape and Reel ordering code for 32-QFN and 48-QFN packages Changed active current values at 24, 12 and 6MHz in table “DC Chip-Level Specifications” - $IDD24$: 2.15 to 3.1mA - $IDD12$: 1.45 to 2.0mA - $IDD6$: 1.1 to 1.5mA Added information on using P1[0] and P1[1] as the I2C interface during POR or reset events

Document History Page (continued)

Document Title: CY7C604XX, enCoRe™ V Low Voltage Microcontroller Document Number: 001-12395				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*G	2583853	TYJ / PYRS / HMT	10/10/08	<p>Converted from Preliminary to Final</p> <p>ADC resolution changed from 10-bit to 8-bit</p> <p>On Page1, SPI Master and Slave – speeds changed</p> <p>Rephrased battery monitoring clause in page 1 to include “with external components”</p> <p>Included ADC specifications table</p> <p>Voh5, Voh7, Voh9 specs changed</p> <p>Flash data retention – condition added to Note [15]</p> <p>Input leakage spec changed to 25 nA max</p> <p>Under AC Char, Frequency accuracy of ILO corrected</p> <p>GPIO rise time for ports 0,1 and ports 2,3 made common</p> <p>AC Programming specifications updated</p> <p>Included AC Programming cycle timing diagram</p> <p>AC SPI specification updated</p> <p>Spec change for 32-QFN package</p> <p>Input Leakage Current maximum value changed to 1 uA</p> <p>Maximum specification for V_{OH5A} parameter changed from 2.0 to 2.1V</p> <p>Minimum voltages for F_{SPIM} and F_{SPIS} specifications changed from 1.8V to 1.71V (Table 18)</p> <p>Updated V_{OHV} parameter in Table 13</p> <p>Updated Thermal impedance values for the packages - Table 20.</p> <p>Update Development Tools, add Designing with PSoC Designer. Edit, fix links and table format. Update TMs. Update maximum data in Table 12. DC POR and LVD Specifications.</p>
*H	2653717	DVJA / PYRS	02/04/09	<p>Changed master page from CY7C60445, CY7C6045X to CY7C604XX.</p> <p>Updated Features, Functional Overview, Development Tools, and Designing with PSoC Designer sections.</p> <p>Removed ‘GUI - graphical user interface’ from Document Conventions acronym table.</p> <p>Added Figure 1 and Table 1 (16-pin part information) to Pin Configurations section.</p> <p>Removed ‘O - Only a read/write register or bits’ in Table 4</p> <p>Edited Table 8: removed 10-bit resolution information and corrected units column.</p> <p>Added Figure 9 (16-pin part information) to Package Dimensions section.</p> <p>Added ‘Package Handling’ section.</p> <p>Added 8K part ‘CY7C60413-16LKXC’ to Ordering Information.</p>
*I	2714694	DVJA / AESA	06/04/2009	<p>Updated Block Diagram.</p> <p>Added 10-bit ADC, SPI, and I2C Slave sections.</p> <p>ADC Resolution changed from 8-bit to 10-bit</p> <p>Updated Figure 9: 5.7 MHz minimum CPU frequency</p> <p>Updated Table 15 AC Chip Level Specs</p> <p>Figure 8: Changed minimum CPU Frequency from 750 kHz to 5.7 MHz</p>
*J	2764460	DVJA / AESA	09/15/2009	<p>Added footnote #5 to Table 10: DC Chip Level Specs</p> <p>Added F_{32K2} (Untrimmed) spec to Table 17: AC Chip level Specs</p> <p>Changed T_{RAMP} spec to SR_{POWER_UP} in Table 17: AC Chip Level Specs</p> <p>Changed Table 14: ADC Specs</p> <p>Added Table 25: Typical Package Capacitance on Crystal Pins</p>
*K	2811903	DVJA	11/23/2009	Added Note 6 on page 18. Changed V_{IHP} in Table 15 on page 22
*L	3075921	NXZ	11/01/2010	Added Ordering Code Definition.
*M	3283876	DIVA	06/15/2011	Updated Getting Started , Development Tools , and Designing with PSoC Designer .

Document History Page (continued)

Document Title: CY7C604XX, enCoRe™ V Low Voltage Microcontroller Document Number: 001-12395				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*N	3980412	CSAI	04/24/2013	Updated Packaging Dimensions : spec 001-09116 – Changed revision from *E to *H. spec 001-42168 – Changed revision from *D to *E. spec 001-13191 – Changed revision from *E to *G. Added Errata .
*O	4074141	CSAI	07/23/2013	Added Errata footnote (Note 7). Updated Electrical Specifications : Updated DC Electrical Characteristics : Updated DC General Purpose I/O Specifications [7] : Added Note 7 and referred the same note in the heading. Updated Errata . Updated in new template.
*P	4189348	CSAI	11/12/2013	Updated Packaging Dimensions : spec 001-09116 – Changed revision from *H to *I. Completing Sunset Review.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC® Solutions

[psoc.cypress.com/solutions](#)
[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

[cypress.com/go/support](#)

© Cypress Semiconductor Corporation, 2006-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.