

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	EBI/EMI, I²C, IrDA, SmartCard, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	83
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.98V ~ 3.8V
Data Converters	A/D 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32gg980f1024g-e-qfp100r">https://www.e-xfl.com/product-detail/silicon-labs/efm32gg980f1024g-e-qfp100r</a>

**Table 2.1. Configuration Summary**

Module	Configuration	Pin Connections
Cortex-M3	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO, DBG_SWO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
CMU	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
USB	Full configuration	USB_VBUS, USB_VBUSEN, USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP, USB_ID
EBI	Full configuration	EBI_A[27:0], EBI_AD[15:0], EBI_ARDY, EBI_ALE, EBI_BL[1:0], EBI_CS[3:0], EBI_CSTFT, EBI_DCLK, EBI_DTEN, EBI_HSNC, EBI_NANDREn, EBI_NANDWE <sub>n</sub> , EBI_REn, EBI_VSNC, EBI_WEn
I2C0	Full configuration	I2C0_SDA, I2C0_SCL
I2C1	Full configuration	I2C1_SDA, I2C1_SCL
USART0	Full configuration with IrDA	US0_TX, US0_RX, US0_CLK, US0_CS
USART1	Full configuration with I2S	US1_TX, US1_RX, US1_CLK, US1_CS
USART2	Full configuration with I2S	US2_TX, US2_RX, US2_CLK, US2_CS
UART0	Full configuration	U0_TX, U0_RX
UART1	Full configuration	U1_TX, U1_RX
LEUART0	Full configuration	LEU0_TX, LEU0_RX
LEUART1	Full configuration	LEU1_TX, LEU1_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
TIMER3	Full configuration	TIM3_CC[2:0]
RTC	Full configuration	NA
BURTC	Full configuration	NA
LETIMER0	Full configuration	LET0_O[1:0]
PCNT0	Full configuration, 16-bit count register	PCNT0_S[1:0]
PCNT1	Full configuration, 8-bit count register	PCNT1_S[1:0]
PCNT2	Full configuration, 8-bit count register	PCNT2_S[1:0]
ACMP0	Full configuration	ACMP0_CH[7:0], ACMP0_O
ACMP1	Full configuration	ACMP1_CH[7:0], ACMP1_O

## 3.4 Current Consumption


**Table 3.3. Current Consumption**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$I_{EM0}$	EM0 current. No prescaling. Running prime number calculation code from flash. (Production test condition = 14MHz)	48 MHz HFXO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		219	240	$\mu A / MHz$
		28 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		205	225	$\mu A / MHz$
		21 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		206	229	$\mu A / MHz$
		14 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		209	232	$\mu A / MHz$
		11 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		211	234	$\mu A / MHz$
		6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		215	242	$\mu A / MHz$
		1.2 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		243	327	$\mu A / MHz$
$I_{EM1}$	EM1 current (Production test condition = 14MHz)	48 MHz HFXO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		80	90	$\mu A / MHz$
		28 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		80	90	$\mu A / MHz$
		21 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		81	91	$\mu A / MHz$
		14 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		83	99	$\mu A / MHz$
		11 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		85	100	$\mu A / MHz$
		6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		90	102	$\mu A / MHz$
		1.2 MHz HFRCO, all peripheral clocks disabled, $V_{DD} = 3.0$ V		122	152	$\mu A / MHz$
$I_{EM2}$	EM2 current	EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, $V_{DD} = 3.0$ V, $T_{AMB} = 25^\circ C$		1.1 <sup>1</sup>	1.9 <sup>1</sup>	$\mu A$
		EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, $V_{DD} = 3.0$ V, $T_{AMB} = 85^\circ C$		8.8 <sup>1</sup>	21.5 <sup>1</sup>	$\mu A$
$I_{EM3}$	EM3 current	$V_{DD} = 3.0$ V, $T_{AMB} = 25^\circ C$		0.8 <sup>1</sup>	1.5 <sup>1</sup>	$\mu A$
		$V_{DD} = 3.0$ V, $T_{AMB} = 85^\circ C$		8.2 <sup>1</sup>	20.3 <sup>1</sup>	$\mu A$
$I_{EM4}$	EM4 current	$V_{DD} = 3.0$ V, $T_{AMB} = 25^\circ C$		0.02	0.08	$\mu A$
		$V_{DD} = 3.0$ V, $T_{AMB} = 85^\circ C$		0.5	2.5	$\mu A$

<sup>1</sup>Only one RAM block enabled. The RAM block size is 32 kB.

### 3.4.3 EM4 Current Consumption

**Figure 3.3.** *EM4 current consumption.*



## 3.5 Transition between Energy Modes

The transition times are measured from the trigger to the first clock edge in the CPU.

**Table 3.4. Energy Modes Transitions**

Symbol	Parameter	Min	Typ	Max	Unit
$t_{EM10}$	Transition time from EM1 to EM0		0		HF-CORE-CLK cycles
$t_{EM20}$	Transition time from EM2 to EM0		2		μs
$t_{EM30}$	Transition time from EM3 to EM0		2		μs
$t_{EM40}$	Transition time from EM4 to EM0		163		μs


## 3.6 Power Management

The EFM32GG requires the AVDD\_x, VDD\_DREG and IOVDD\_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, "AN0002 EFM32 Hardware Design Considerations".


**Table 3.5. Power Management**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$V_{BODextthr-}$	BOD threshold on falling external supply voltage	EM0	1.74		1.96	V
		EM2	1.74		1.98	V
$V_{BODintthr-}$	BOD threshold on falling internally regulated supply voltage		1.57		1.70	V
$V_{BODextthr+}$	BOD threshold on rising external supply voltage			1.85	1.98	V
$V_{PORthr+}$	Power-on Reset (POR) threshold on rising external supply voltage				1.98	V
$t_{RESET}$	Delay from reset is released until program execution starts	Applies to Power-on Reset, Brown-out Reset and pin reset.		163		μs
$C_{DECOUPLE}$	Voltage regulator decoupling capacitor.	X5R capacitor recommended. Apply between DECOUPLE pin and GROUND		1		μF
$C_{USB\_VREGO}$	USB voltage regulator out decoupling capacitor.	X5R capacitor recommended. Apply between USB_VREGO pin and GROUND		1		μF
$C_{USB\_VREGI}$	USB voltage regulator in decoupling capacitor.	X5R capacitor recommended. Apply between USB_VREGI pin and GROUND		4.7		μF


Symbol	Parameter	Condition	Min	Typ	Max	Unit
$V_{IOOL}$	Output low voltage (Production test condition = 3.0V, DRIVEMODE = STANDARD)	Sourcing 20 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.60 $V_{DD}$			V
		Sourcing 20 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.80 $V_{DD}$			V
		Sinking 0.1 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.20 $V_{DD}$		V
		Sinking 0.1 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.10 $V_{DD}$		V
		Sinking 1 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = LOW		0.10 $V_{DD}$		V
		Sinking 1 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = LOW		0.05 $V_{DD}$		V
		Sinking 6 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = STANDARD			0.30 $V_{DD}$	V
		Sinking 6 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = STANDARD			0.20 $V_{DD}$	V
$t_{IOGLITCH}$	Pulse width of pulses to be removed by the glitch suppression filter	GPIO_Px_CTRL DRIVEMODE = LOWEST and load capacitance $C_L=12.5-25\text{pF}$ .	10		50	ns
$t_{IOOF}$	Output fall time	GPIO_Px_CTRL DRIVEMODE = LOW and load capacitance $C_L=350-600\text{pF}$	20+0.1 $C_L$		250	ns
$V_{IOHYST}$	I/O pin hysteresis ( $V_{IOTHR+} - V_{IOTHR-}$ )	$V_{DD} = 1.98 - 3.8$ V	0.10 $V_{DD}$			V

**Figure 3.4. Typical Low-Level Output Current, 2V Supply Voltage**


GPIO\_Px\_CTRL DRIVEMODE = LOWEST




GPIO\_Px\_CTRL DRIVEMODE = LOW




GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = HIGH

**Figure 3.9. Typical High-Level Output Current, 3.8V Supply Voltage**


GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = LOW



GPIO\_Px\_CTRL DRIVEMODE = STANDARD



GPIO\_Px\_CTRL DRIVEMODE = HIGH

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$C_{ADCIN}$	Input capacitance			2		pF
$R_{ADCIN}$	Input ON resistance		1			MΩ
$R_{ADCFILT}$	Input RC filter resistance			10		kΩ
$C_{ADCFILT}$	Input RC filter/de-coupling capacitance			250		fF
$f_{ADCCLK}$	ADC Clock Frequency				13	MHz
$t_{ADCCONV}$	Conversion time	6 bit	7			ADC-CLK Cycles
		8 bit	11			ADC-CLK Cycles
		12 bit	13			ADC-CLK Cycles
$t_{ADCACQ}$	Acquisition time	Programmable	1		256	ADC-CLK Cycles
$t_{ADCACQVDD3}$	Required acquisition time for VDD/3 reference		2			μs
$t_{ADCSTART}$	Startup time of reference generator and ADC core in NORMAL mode			5		μs
	Startup time of reference generator and ADC core in KEEPADCWARM mode			1		μs
$SNR_{ADC}$	Signal to Noise Ratio (SNR)	1 MSamples/s, 12 bit, single ended, internal 1.25V reference		59		dB
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		63		dB
		1 MSamples/s, 12 bit, single ended, $V_{DD}$ reference		65		dB
		1 MSamples/s, 12 bit, differential, internal 1.25V reference		60		dB
		1 MSamples/s, 12 bit, differential, internal 2.5V reference		65		dB
		1 MSamples/s, 12 bit, differential, 5V reference		54		dB
		1 MSamples/s, 12 bit, differential, $V_{DD}$ reference		67		dB
		1 MSamples/s, 12 bit, differential, $2 \times V_{DD}$ reference		69		dB

Symbol	Parameter	Condition	Min	Typ	Max	Unit
GAIN <sub>ED</sub>	Gain error drift	1.25V reference		0.01 <sup>2</sup>	0.033 <sup>3</sup>	%/°C
		2.5V reference		0.01 <sup>2</sup>	0.03 <sup>3</sup>	%/°C
OFFSET <sub>ED</sub>	Offset error drift	1.25V reference		0.2 <sup>2</sup>	0.7 <sup>3</sup>	LSB/°C
		2.5V reference		0.2 <sup>2</sup>	0.62 <sup>3</sup>	LSB/°C


<sup>1</sup>On the average every ADC will have one missing code, most likely to appear around  $2048 +/ - n \cdot 512$  where  $n$  can be a value in the set  $\{-3, -2, -1, 1, 2, 3\}$ . There will be no missing code around 2048, and in spite of the missing code the ADC will be monotonic at all times so that a response to a slowly increasing input will always be a slowly increasing output. Around the one code that is missing, the neighbour codes will look wider in the DNL plot. The spectra will show spurs on the level of -78dBc for a full scale input for chips that have the missing code issue.

<sup>2</sup>Typical numbers given by  $\text{abs}(\text{Mean}) / (85 - 25)$ .

<sup>3</sup>Max number given by  $(\text{abs}(\text{Mean}) + 3 \times \text{stddev}) / (85 - 25)$ .


The integral non-linearity (INL) and differential non-linearity parameters are explained in Figure 3.17 (p. 32) and Figure 3.18 (p. 33), respectively.

**Figure 3.17. Integral Non-Linearity (INL)**




### 3.10.1 Typical performance


Figure 3.19. ADC Frequency Spectrum,  $Vdd = 3V$ , Temp =  $25^{\circ}C$




1.25V Reference




2.5V Reference




2XVDDVSS Reference




5VDIFF Reference




VDD Reference

**Figure 3.21. ADC Differential Linearity Error vs Code, Vdd = 3V, Temp = 25°C**


1.25V Reference




2.5V Reference




2XVDDVSS Reference



5VDIFF Reference



VDD Reference


**Figure 3.24. ADC Temperature sensor readout**

## 3.11 Digital Analog Converter (DAC)


**Table 3.15. DAC**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$V_{DACOUT}$	Output voltage range	VDD voltage reference, single ended	0		$V_{DD}$	V
		VDD voltage reference, differential	$-V_{DD}$		$V_{DD}$	V
$V_{DACCm}$	Output common mode voltage range		0		$V_{DD}$	V
$I_{DAC}$	Active current including references for 2 channels	500 kSamples/s, 12 bit		400 <sup>1</sup>	600 <sup>1</sup>	$\mu A$
		100 kSamples/s, 12 bit		200 <sup>1</sup>	260 <sup>1</sup>	$\mu A$
		1 kSamples/s 12 bit NORMAL		17 <sup>1</sup>	25 <sup>1</sup>	$\mu A$
$SR_{DAC}$	Sample rate				500	ksamples/s
$f_{DAC}$	DAC clock frequency	Continuous Mode			1000	kHz
		Sample/Hold Mode			250	kHz
		Sample/Off Mode			250	kHz
$CYC_{DACCm}$	Clock cycles per conversion			2		
$t_{DACCm}$	Conversion time		2			$\mu s$
$t_{DACSETTLE}$	Settling time			5		$\mu s$
$SNR_{DAC}$	Signal to Noise Ratio (SNR)	500 kSamples/s, 12 bit, single ended, internal 1.25V reference		58		dB
		500 kSamples/s, 12 bit, single ended, internal 2.5V reference		59		dB
		500 kSamples/s, 12 bit, differential, internal 1.25V reference		58		dB


Symbol	Parameter	Condition	Min	Typ	Max	Unit
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1, Unity Gain		13	17	µA
$G_{OL}$	Open Loop Gain	(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		101		dB
		(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		98		dB
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		91		dB
$GBW_{OPAMP}$	Gain Bandwidth Product	(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		6.1		MHz
		(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		1.8		MHz
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		0.25		MHz
$PM_{OPAMP}$	Phase Margin	(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0, $C_L=75\text{ pF}$		64		°
		(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1, $C_L=75\text{ pF}$		58		°
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1, $C_L=75\text{ pF}$		58		°
$R_{INPUT}$	Input Resistance			100		Mohm
$R_{LOAD}$	Load Resistance		200			Ohm
$I_{LOAD\_DC}$	DC Load Current				11	mA
$V_{INPUT}$	Input Voltage	OPAxHCMDIS=0	$V_{SS}$		$V_{DD}$	V
		OPAxHCMDIS=1	$V_{SS}$		$V_{DD}-1.2$	V
$V_{OUTPUT}$	Output Voltage		$V_{SS}$		$V_{DD}$	V
$V_{OFFSET}$	Input Offset Voltage	Unity Gain, $V_{SS} < V_{in} < V_{DD}$ , OPAxHCMDIS=0	-13	0	11	mV
		Unity Gain, $V_{SS} < V_{in} < V_{DD}-1.2$ , OPAxHCMDIS=1		1		mV
$V_{OFFSET\_DRIFT}$	Input Offset Voltage Drift				0.02	$\text{mV}/^\circ\text{C}$
$SR_{OPAMP}$	Slew Rate	(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		3.2		$\text{V}/\mu\text{s}$
		(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		0.8		$\text{V}/\mu\text{s}$
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		0.1		$\text{V}/\mu\text{s}$
$N_{OPAMP}$	Voltage Noise	$V_{out}=1\text{V}$ , RESSEL=0, 0.1 Hz< $f$ <10 kHz, OPAx-HCMDIS=0		101		$\mu\text{V}_{\text{RMS}}$
		$V_{out}=1\text{V}$ , RESSEL=0, 0.1 Hz< $f$ <10 kHz, OPAx-HCMDIS=1		141		$\mu\text{V}_{\text{RMS}}$

**Figure 3.30. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1**

Current consumption, HYSTSEL = 4



Response time



Hysteresis

## 3.14 Voltage Comparator (VCMP)

**Table 3.18. VCMP**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V <sub>VCMPIN</sub>	Input voltage range			V <sub>DD</sub>		V
V <sub>VCMPCM</sub>	VCMP Common Mode voltage range			V <sub>DD</sub>		V
I <sub>VCMP</sub>	Active current	BIASPROG=0b0000 and HALFBIAS=1 in VCMPn_CTRL register		0.3	0.6	µA
		BIASPROG=0b1111 and HALFBIAS=0 in VCMPn_CTRL register. LPREF=0.		22	30	µA
t <sub>VCMPREF</sub>	Startup time reference generator	NORMAL		10		µs
V <sub>VCMPOFFSET</sub>	Offset voltage	Single ended	-230	-40	190	mV
		Differential		10		mV
V <sub>VCMPHYST</sub>	VCMP hysteresis			40		mV
t <sub>VCMPSTART</sub>	Startup time				10	µs


The V<sub>DD</sub> trigger level can be configured by setting the TRIGLEVEL field of the VCMP\_CTRL register in accordance with the following equation:

### VCMP Trigger Level as a Function of Level Setting

$$V_{DD \text{ Trigger Level}} = 1.667V + 0.034 \times \text{TRIGLEVEL} \quad (3.2)$$

## 3.15 EBI


**Figure 3.31. EBI Write Enable Timing**



Alternate	LOCATION							
Functionality	0	1	2	3	4	5	6	Description
LES_CH7	PC7							LESENSE channel 7.
LES_CH8	PC8							LESENSE channel 8.
LES_CH9	PC9							LESENSE channel 9.
LES_CH10	PC10							LESENSE channel 10.
LES_CH11	PC11							LESENSE channel 11.
LETIM0_OUT0	PD6	PB11	PF0	PC4				Low Energy Timer LETIM0, output channel 0.
LETIM0_OUT1	PD7	PB12	PF1	PC5				Low Energy Timer LETIM0, output channel 1.
LEU0_RX	PD5	PB14	PE15	PF1	PA0			LEUART0 Receive input.
LEU0_TX	PD4	PB13	PE14	PF0	PF2			LEUART0 Transmit output. Also used as receive input in half duplex communication.
LEU1_RX	PC7	PA6						LEUART1 Receive input.
LEU1_TX	PC6	PA5						LEUART1 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8							Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7							Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN		PE0	PC0	PD6				Pulse Counter PCNT0 input number 0.
PCNT0_S1IN		PE1	PC1	PD7				Pulse Counter PCNT0 input number 1.
PCNT1_S0IN	PC4	PB3						Pulse Counter PCNT1 input number 0.
PCNT1_S1IN	PC5	PB4						Pulse Counter PCNT1 input number 1.
PCNT2_S0IN	PD0	PE8						Pulse Counter PCNT2 input number 0.
PCNT2_S1IN	PD1	PE9						Pulse Counter PCNT2 input number 1.
PRS_CH0	PA0							Peripheral Reflex System PRS, channel 0.
PRS_CH1	PA1							Peripheral Reflex System PRS, channel 1.
PRS_CH2	PC0	PF5						Peripheral Reflex System PRS, channel 2.
PRS_CH3	PC1	PE8						Peripheral Reflex System PRS, channel 3.
TIM0_CC0	PA0	PA0	PF6	PD1	PA0	PF0		Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	PA1	PA1	PF7	PD2	PC0	PF1		Timer 0 Capture Compare input / output channel 1.
TIM0_CC2	PA2	PA2	PF8	PD3	PC1	PF2		Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI0	PA3				PC2			Timer 0 Complimentary Deat Time Insertion channel 0.
TIM0_CDTI1	PA4				PC3			Timer 0 Complimentary Deat Time Insertion channel 1.
TIM0_CDTI2	PA5		PF5		PC4	PF5		Timer 0 Complimentary Deat Time Insertion channel 2.
TIM1_CC0		PE10	PB0	PB7	PD6			Timer 1 Capture Compare input / output channel 0.
TIM1_CC1		PE11	PB1	PB8	PD7			Timer 1 Capture Compare input / output channel 1.
TIM1_CC2		PE12	PB2	PB11				Timer 1 Capture Compare input / output channel 2.
TIM2_CC0	PA8	PA12	PC8					Timer 2 Capture Compare input / output channel 0.
TIM2_CC1	PA9	PA13	PC9					Timer 2 Capture Compare input / output channel 1.
TIM2_CC2	PA10	PA14	PC10					Timer 2 Capture Compare input / output channel 2.
TIM3_CC0	PE14	PE0						Timer 3 Capture Compare input / output channel 0.
TIM3_CC1	PE15	PE1						Timer 3 Capture Compare input / output channel 1.
TIM3_CC2	PA15	PE2						Timer 3 Capture Compare input / output channel 2.
U0_RX	PF7	PE1	PA4					UART0 Receive input.

## 4.5 LQFP100 Package

**Figure 4.3. LQFP100**



Note:

1. Datum 'T', 'U' and 'Z' to be determined at datum plane 'H'.
2. Datum 'D' and 'E' to be determined at seating plane datum 'Y'.
3. Dimension 'D1' and 'E1' do not include mold protrusions. Allowable protrusion is 0.25 per side. Dimensions 'D1' and 'E1' do include mold mismatch and are determined at datum plane datum 'H'.
4. Dimension 'b' does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum 'b' dimension by more than 0.08 mm. Dambar can not be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm
5. Exact shape of each corner is optional.

## 7 Revision History

### 7.1 Revision 1.40

March 21st, 2016

Added clarification on conditions for INL<sub>ADC</sub> and DNL<sub>ADC</sub> parameters.

Reduced maximum and typical current consumption for all EM0 entries except 48 MHz in the Current Consumption table in the Electrical Characteristics section.

Increased maximum specifications for EM2 current, EM3 current, and EM4 current in the Current Consumption table in the Electrical Characteristics section.

Increased typical specification for EM2 and EM3 current at 85 C in the Current Consumption table in the Electrical Characteristics section.

Added EM2, EM3, and EM4 current consumption vs. temperature graphs.

Added a new EM2 entry and specified the existing specification is for EM0 for the BOD threshold on falling external supply voltage in the Power Management table in the Electrical Characteristics section.

Reduced maximum input leakage current in the GPIO table in the Electrical Characteristics section.

Added a maximum current consumption specification to the LFRCO table in the Electrical Characteristics section.

Added maximum specifications for the active current including references for two channels to the DAC table in the Electrical Characteristics section.

Increased the maximum specification for DAC offset voltage in the DAC table in the Electrical Characteristics section.

Increased the typical specifications for active current with FULLBIAS=1 and capacitive sense internal resistance in the ACMP table in the Electrical Characteristics section.

Added minimum and maximum specifications and updated the typical value for the VCMP offset voltage in the VCMP table in the Electrical Characteristics section.

Removed the maximum specification and reduced the typical value for hysteresis in the VCMP table in the Electrical Characteristics section.

Updated all graphs in the Electrical Characteristics section to display data for 2.0 V as the minimum voltage.

### 7.2 Revision 1.30

May 23rd, 2014

Removed "preliminary" markings

Updated HFRCO figures.

Corrected single power supply voltage minimum value from 1.85V to 1.98V.

Updated Current Consumption information.

Updated Power Management information.

## Table of Contents

1. Ordering Information .....	2
2. System Summary .....	3
2.1. System Introduction .....	3
2.2. Configuration Summary .....	7
2.3. Memory Map .....	9
3. Electrical Characteristics .....	10
3.1. Test Conditions .....	10
3.2. Absolute Maximum Ratings .....	10
3.3. General Operating Conditions .....	10
3.4. Current Consumption .....	11
3.5. Transition between Energy Modes .....	13
3.6. Power Management .....	13
3.7. Flash .....	15
3.8. General Purpose Input Output .....	15
3.9. Oscillators .....	23
3.10. Analog Digital Converter (ADC) .....	28
3.11. Digital Analog Converter (DAC) .....	38
3.12. Operational Amplifier (OPAMP) .....	39
3.13. Analog Comparator (ACMP) .....	43
3.14. Voltage Comparator (VCMP) .....	45
3.15. EBI .....	45
3.16. LCD .....	49
3.17. I2C .....	50
3.18. USART SPI .....	51
3.19. USB .....	52
3.20. Digital Peripherals .....	52
4. Pinout and Package .....	54
4.1. Pinout .....	54
4.2. Alternate Functionality Pinout .....	58
4.3. GPIO Pinout Overview .....	65
4.4. Opamp Pinout Overview .....	66
4.5. LQFP100 Package .....	67
5. PCB Layout and Soldering .....	69
5.1. Recommended PCB Layout .....	69
5.2. Soldering Information .....	71
6. Chip Marking, Revision and Errata .....	72
6.1. Chip Marking .....	72
6.2. Revision .....	72
6.3. Errata .....	72
7. Revision History .....	73
7.1. Revision 1.40 .....	73
7.2. Revision 1.30 .....	73
7.3. Revision 1.21 .....	74
7.4. Revision 1.20 .....	74
7.5. Revision 1.10 .....	75
7.6. Revision 1.00 .....	75
7.7. Revision 0.98 .....	75
7.8. Revision 0.96 .....	75
7.9. Revision 0.95 .....	75
7.10. Revision 0.91 .....	76
7.11. Revision 0.90 .....	76
A. Disclaimer and Trademarks .....	77
A.1. Disclaimer .....	77
A.2. Trademark Information .....	77
B. Contact Information .....	78
B.1. .....	78

## List of Figures

2.1. Block Diagram .....	3
2.2. EFM32GG980 Memory Map with largest RAM and Flash sizes .....	9
3.1. EM2 current consumption. RTC prescaled to 1 Hz, 32.768 kHz LFRCO. ....	12
3.2. EM3 current consumption. ....	12
3.3. EM4 current consumption. ....	13
3.4. Typical Low-Level Output Current, 2V Supply Voltage .....	17
3.5. Typical High-Level Output Current, 2V Supply Voltage .....	18
3.6. Typical Low-Level Output Current, 3V Supply Voltage .....	19
3.7. Typical High-Level Output Current, 3V Supply Voltage .....	20
3.8. Typical Low-Level Output Current, 3.8V Supply Voltage .....	21
3.9. Typical High-Level Output Current, 3.8V Supply Voltage .....	22
3.10. Calibrated LFRCO Frequency vs Temperature and Supply Voltage .....	24
3.11. Calibrated HFRCO 1 MHz Band Frequency vs Supply Voltage and Temperature .....	25
3.12. Calibrated HFRCO 7 MHz Band Frequency vs Supply Voltage and Temperature .....	25
3.13. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature .....	26
3.14. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature .....	26
3.15. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature .....	26
3.16. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature .....	27
3.17. Integral Non-Linearity (INL) .....	32
3.18. Differential Non-Linearity (DNL) .....	33
3.19. ADC Frequency Spectrum, Vdd = 3V, Temp = 25°C .....	34
3.20. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°C .....	35
3.21. ADC Differential Linearity Error vs Code, Vdd = 3V, Temp = 25°C .....	36
3.22. ADC Absolute Offset, Common Mode = Vdd /2 .....	37
3.23. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V .....	37
3.24. ADC Temperature sensor readout .....	38
3.25. OPAMP Common Mode Rejection Ratio .....	41
3.26. OPAMP Positive Power Supply Rejection Ratio .....	41
3.27. OPAMP Negative Power Supply Rejection Ratio .....	42
3.28. OPAMP Voltage Noise Spectral Density (Unity Gain) $V_{out}=1V$ .....	42
3.29. OPAMP Voltage Noise Spectral Density (Non-Unity Gain) .....	42
3.30. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1 .....	44
3.31. EBI Write Enable Timing .....	45
3.32. EBI Address Latch Enable Related Output Timing .....	46
3.33. EBI Read Enable Related Output Timing .....	47
3.34. EBI Read Enable Related Timing Requirements .....	48
3.35. EBI Ready/Wait Related Timing Requirements .....	48
3.36. SPI Master Timing .....	51
3.37. SPI Slave Timing .....	52
4.1. EFM32GG980 Pinout (top view, not to scale) .....	54
4.2. Opamp Pinout .....	66
4.3. LQFP100 .....	67
5.1. LQFP100 PCB Land Pattern .....	69
5.2. LQFP100 PCB Solder Mask .....	70
5.3. LQFP100 PCB Stencil Design .....	71
6.1. Example Chip Marking (top view) .....	72