

Welcome to [E-XFL.COM](#)

**Embedded - Microcontrollers - Application Specific:** Tailored Solutions for Precision and Performance

**Embedded - Microcontrollers - Application Specific**

represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

**What Are Embedded - Microcontrollers - Application Specific?**

Application-specific microcontrollers are engineered to

**Details**

Product Status	Active
Applications	USB Type C
Core Processor	ARM® Cortex®-M0
Program Memory Type	FLASH (32KB)
Controller Series	-
RAM Size	4K x 8
Interface	I²C, SPI, UART/USART, USB
Number of I/O	7
Voltage - Supply	1.71V ~ 5.5V
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-UFDFN Exposed Pad
Supplier Device Package	14-DFN-EP (2.5x3.5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/cypd2103-14lhxit">https://www.e-xfl.com/product-detail/infineon-technologies/cypd2103-14lhxit</a>

## Available Firmware and Software Tools

### EZ-PD Configuration Utility

The EZ-PD Configuration Utility is a GUI-based Microsoft Windows application developed by Cypress to guide a CCGx user through the process of configuring and programming the chip. The utility allows users to:

1. Select and configure the parameters they want to modify
2. Program the resulting configuration onto the target CCGx device.


The utility works with the Cypress supplied CCG1, CCG2, CCG3, and CCG4 kits, which host the CCGx controllers along with a USB interface. This version of the EZ-PD Configuration Utility supports configuration and firmware update operations on CCGx controllers implementing EMCA and Display Dongle applications. Support for other applications, such as Power Adapters and Notebook port controllers, will be provided in later versions of the utility.

You can download the EZ-PD Configuration Utility and its associated documentation at the following link:

<http://www.cypress.com/documentation/software-and-drivers/ez-pd-configuration-utility>

## Contents

<b>Functional Overview .....</b>	<b>4</b>
CPU and Memory Subsystem .....	4
USB-PD Subsystem (SS) .....	5
System Resources .....	5
Peripherals .....	6
GPIO .....	6
<b>Pinouts .....</b>	<b>7</b>
<b>Power .....</b>	<b>9</b>
<b>Application Diagrams .....</b>	<b>10</b>
<b>Electrical Specifications .....</b>	<b>17</b>
Absolute Maximum Ratings .....	17
Device Level Specifications .....	18
Digital Peripherals .....	20
Memory .....	22
System Resources .....	23
<b>Ordering Information .....</b>	<b>26</b>
Ordering Code Definitions .....	26
<b>Packaging .....</b>	<b>27</b>
<b>Acronyms .....</b>	<b>29</b>
<b>Document Conventions .....</b>	<b>30</b>
Units of Measure .....	30
References and Links To Applications Collaterals .....	31
<b>Document History Page .....</b>	<b>32</b>
<b>Sales, Solutions, and Legal Information .....</b>	<b>33</b>
Worldwide Sales and Design Support .....	33
Products .....	33
PSoC® Solutions .....	33
Cypress Developer Community .....	33
Technical Support .....	33

**Figure 1. EZ-PD CCG2 Block Diagram**


## Functional Overview

### CPU and Memory Subsystem

#### CPU

The Cortex-M0 CPU in EZ-PD CCG2 is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. It mostly uses 16-bit instructions and executes a subset of the Thumb-2 instruction set. This enables fully compatible binary upward migration of the code to higher performance processors such as the Cortex-M3 and M4, thus enabling upward compatibility. The Cypress implementation includes a hardware multiplier that provides a 32-bit result in one cycle. It includes a nested vectored interrupt controller (NVIC) block with 32 interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor up from the Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in the Deep Sleep mode. The Cortex-M0 CPU provides a Non-Maskable Interrupt (NMI) input, which is made available to the user when it is not in use for system functions requested by the user.

The CPU also includes a serial wire debug (SWD) interface, which is a 2-wire form of JTAG. The debug configuration used for EZ-PD CCG2 has four break-point (address) comparators and two watchpoint (data) comparators.

#### Flash

The EZ-PD CCG2 device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The flash block is designed to deliver 1 wait-state (WS) access time at 48 MHz and with 0-WS access time at 24 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average. Part of the flash module can be used to emulate EEPROM operation if required.

#### SROM

A supervisory ROM that contains boot and configuration routines is provided.


## USB-PD Subsystem (SS)

EZ-PD CCG2 has a USB-PD subsystem consisting of a USB Type-C baseband transceiver and physical-layer logic. This transceiver performs the BMC and the 4b/5b encoding and decoding functions as well as the 1.2-V front end. This subsystem integrates the required termination resistors to identify the role of the EZ-PD CCG2 solution.  $R_A$  is used to identify EZ-PD CCG2 as an accessory or an electronically marked cable.  $R_D$  is used to identify EZ-PD CCG2 as a UFP in a hybrid cable or a dongle. When configured as a DFP, integrated current sources perform the role of  $R_P$  or pull-up resistors. These current sources can be programmed to indicate the complete range of current capacity on VBUS defined in the Type-C spec. EZ-PD CCG2 responds to all USB-PD communication. The

EZ-PD CCG2 USB-PD sub-system can be configured to respond to SOP, SOP', or SOP" messaging.

The USB-PD sub-system contains a 8-bit SAR (Successive Approximation Register) ADC for analog to digital conversions. The ADC includes a 8-bit DAC and a comparator. The DAC output forms the positive input of the comparator. The negative input of the comparator is from a 4-input multiplexer. The four inputs of the multiplexer are a pair of global analog multiplex busses an internal bandgap voltage and an internal voltage proportional to the absolute temperature. All GPIO inputs can be connected to the global Analog Multiplex Busses through a switch at each GPIO that can enable that GPIO to be connected to the mux bus for ADC use. The CC1, CC2 and RD1 pins are not available to connect to the mux busses.

**Figure 2. USB-PD Subsystem**



## System Resources


### Power System

The power system is described in detail in the section [Power on page 9](#). It provides assurance that voltage levels are as required for each respective mode and either delay mode entry (on power-on reset (POR), for example) until voltage levels are as required for proper function or generate resets (Brown-Out Detect (BOD)) or interrupts (Low Voltage Detect (LVD)). EZ-PD CCG2 can operate from three different power sources over the range of 2.7 to 5.5 V and has three different power modes, transitions between which are managed by the power system. EZ-PD CCG2 provides Sleep and Deep Sleep low-power modes.

### Clock System

The clock system for EZ-PD CCG2 consists of the Internal Main Oscillator (IMO) and the Internal Low-power Oscillator (ILO).


**Figure 3. 20-ball WLCSP EZ-PD CCG2 Ball Map (Bottom (Balls Up) View)**



**Figure 4. 14-pin DFN Pin Map (Top View)**

I2C_0_SCL	1	14	I2C_0_SDA
VSS	2	13	GPIO
CC1	3	12	XRES
VCONN2	4	11	GPIO
VCONN1	5	10	GPIO
VCCD	6	9	SWD_CLK
VDDD	7	8	SWD_IO

**Figure 5. 24-Pin QFN Pin Map (Top View)**



## Application Diagrams

Figure 7 and Figure 8 show the application diagrams of a Passive EMCA application using CCG2 devices. Figure 7 shows the application using a single CCG2 device per cable present at one of the two plugs, whereas Figure 8 shows the same with two CCG2 devices per cable present at each plug. The VBUS signal, the SuperSpeed lines, HighSpeed lines, and CC lines are connected directly from one end to another.

The application diagram shown in Figure 7 requires a single VCONN wire to run through the cable so that the CCG2 device can be powered irrespective of which plug is connected to the host (DFP). However, in the application diagram shown in Figure 8, the VCONN signal does not run through the entire cable, but only runs to the respective VCONN pin of the CCG2 device at each end of the plug. Also, only one CCG2 device is powered at any given instance, depending on which one is nearer to the DFP that supplies VCONN.

**Figure 7. Passive EMCA Application – Single EZ-PD CCG2 Per Cable**




Figure 10 shows a Notebook DRP application diagram using a CCG2 device. The Type-C port can be used as a power provider or a power consumer. The CCG2 device communicates with the Embedded controller (EC) over I<sup>2</sup>C. It also controls the Data Mux to route the High Speed signals either to the USB chipset (during normal mode) or the DisplayPort Chipset (during Alternate Mode). The SBU lines, SuperSpeed and HighSpeed lines are routed directly from the Display Mux of the notebook to the Type-C receptacle.

Optional FETs are provided for applications that need to provide power for accessories and cables using the VCONN pin of the Type-C receptacle. VBUS FETs are also used for providing power over VBUS and for consuming power over VBUS. A VBUS\_DISCHARGE FET controlled by CCG2 device is used to quickly discharge VBUS after the Type-C connection is detached.

**Figure 10. Dual Role Port (DRP) Application**




Figure 11 shows a CCG2 receptacle-based Power Adapter application in which the CCG2 device is used as a DFP. CCG2 integrates all termination resistors and uses GPIOs (VSEL\_0 and VSEL\_1) to indicate the negotiated power profile. The VBUS

voltage on the Type-C port is monitored using internal ADC to detect undervoltage and overvoltage conditions on VBUS. To ensure quick discharge of VBUS when the power adapter cable is detached, a discharge path is also provided.

**Figure 11. Downstream Facing Port (DFP) Application**




Figure 12 shows a USB Type-C to HDMI/DVI/VGA adapter application, which enables connectivity between a PC that supports a Type-C port with DisplayPort Alternate Mode support and a legacy monitor that has HDMI/DVI/VGA interface. It enables users of any Notebook that implements USB-Type C to connect to other display types.

This application has a Type-C plug on one end and the legacy video (HDMI/DVI/VGA) receptacle on the other end. This appli-

cation meets the requirements described in Section 4.3 of the VESA DisplayPort Alt Mode on USB Type-C Standard Version 1.0. This application supports display output at a resolution of up to 4K Ultra HD (3840x2160) at 60 Hz. It also supports the USB Billboard Device Class, which is required by the USB PD specification for enumeration of any accessories that support Alternate Mode when connected to a host PC.

**Figure 12. USB Type-C to HDMI/DVI/VGA Dongle Application Diagram**




Figure 13 shows a USB Type-C to DisplayPort adapter application, which enables connectivity between a PC that supports a Type-C port with DisplayPort Alternate Mode support and a legacy monitor that has a DisplayPort interface.

Figure 13 shows a Type-C plug on one end and a DP/mDP plug on the other end. The application meets the requirements described in Section 4.2 of the VESA DisplayPort Alt Mode on USB Type-C Standard Version 1.0 (Scenarios 2a and 2b USB

Type-C to DisplayPort Cables). It also supports the USB Billboard Device Class, which is required by the USB PD specification for enumeration of any accessories that support Alternate Mode when connected to a host PC.

**Figure 13. USB Type-C to Display Port Application Diagram**





Figure 14 shows a CCG2 Monitor/Dock application diagram. It enables connectivity between a USB Type-C host system on the Upstream port and multiple Display/Data devices on the Downstream port. This application has a USB Type-C receptacle on the Upstream port, which supports data, power, and display. On the Downstream port, this application supports: USB Type-A, Gigabit Ethernet, DisplayPort, and USB Type-C receptacle.

The main features of this solution are:

- Powered from an external 24-V DC power adapter
- Provides up to 45 W (15 V at 3A) on the Upstream Type-C port and up to 15 W (5 V at 3A) on the Downstream USB Type-C port

- Provides simultaneous 4K display output with USB 3.1 Gen 1 on the USB Type-A port
- Four-lane display on the DisplayPort connector
- Multi-Stream support on DisplayPort and Downstream Type-C port
- USB 3.1 Gen 1 hub for USB port expansion
- Gigabit Ethernet using RJ45 connector
- Supports firmware upgrade of CCG2 controllers, HX3 Hub controller, and Billboard controller

**Figure 14. CCG2 in Dock/Monitor Application Diagram**



## Device Level Specifications

All specifications are valid for  $-40^{\circ}\text{C} \leq \text{TA} \leq 85^{\circ}\text{C}$  and  $\text{TJ} \leq 100^{\circ}\text{C}$ , except where noted. Specifications are valid for 3.0 V to 5.5 V, except where noted.

**Table 2. DC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.PWR#1	$V_{\text{DDD}}$	Power supply input voltage	2.7	—	5.5	V	UFP Applications
SID.PWR#1_A	$V_{\text{DDD}}$	Power supply input voltage	3.0	—	5.5	V	DFP/DRP Applications
SID.PWR#23	$V_{\text{CONN1}}$	Power supply input voltage	4.0	—	5.5	V	—
SID.PWR#23_A	$V_{\text{CONN2}}$	Power supply input voltage	4.0	—	5.5	V	—
SID.PWR#13	$V_{\text{DDIO}}$	GPIO power supply	1.71	—	5.5	V	—
SID.PWR#24	$V_{\text{CCD}}$	Output voltage (for core logic)	—	1.8	—	V	—
SID.PWR#15	$C_{\text{EFC}}$	External regulator voltage bypass on $V_{\text{CCD}}$	1	1.3	1.6	$\mu\text{F}$	X5R ceramic or better
SID.PWR#16	$C_{\text{EXC}}$	Power supply decoupling capacitor on $V_{\text{DDD}}$	—	1	—	$\mu\text{F}$	X5R ceramic or better
SID.PWR#25		Power Supply Decoupling Capacitor on $V_{\text{CONN1}}$ and $V_{\text{CONN2}}$	—	0.1	—	$\mu\text{F}$	X5R ceramic or better

**Active Mode,  $V_{\text{DDD}} = 2.7$  to  $5.5$  V. Typical values measured at  $V_{\text{DD}} = 3.3$  V.**

SID.PWR#12	$I_{\text{DD12}}$	Supply current	—	7.5	—	mA	$V_{\text{CONN1}} \text{ or } V_{\text{CONN2}} = 5$ V, $T_{\text{A}} = 25^{\circ}\text{C}$ , CC I/O IN Transmit or Receive, $R_{\text{A}}$ disconnected, no I/O sourcing current, CPU at 12 MHz
------------	-------------------	----------------	---	-----	---	----	--

**Sleep Mode,  $V_{\text{DDD}} = 2.7$  to  $5.5$  V**

SID25A	$I_{\text{DD20A}}$	$I^2\text{C}$ wakeup. WDT ON. IMO at 48 MHz	—	2.0	3.0	mA	$V_{\text{DDD}} = 3.3$ V, $T_{\text{A}} = 25^{\circ}\text{C}$ , all blocks except CPU are ON, CC I/O ON, no I/O sourcing current
--------	--------------------	---	---	-----	-----	----	---

**Deep Sleep Mode,  $V_{\text{DDD}} = 2.7$  to  $3.6$  V (Regulator on)**

SID_DS_RA	$I_{\text{DD_DS_RA}}$	$V_{\text{CONN1}} = 5.0$ , $R_{\text{A}}$ termination disabled	—	100	—	$\mu\text{A}$	$V_{\text{CONN1}}, V_{\text{CONN2}} = 5$ V, $T_{\text{A}} = 25^{\circ}\text{C}$ . $R_{\text{A}}$ termination disabled on $V_{\text{CONN1}}$ and $V_{\text{CONN2}}$ , see SID.PD.7. VCONN leaker circuits turned off during deep sleep
SID34	$I_{\text{DD29}}$	$V_{\text{DDD}} = 2.7$ to $3.6$ V. $I^2\text{C}$ wakeup and WDT ON	—	50	—	$\mu\text{A}$	$R_{\text{A}}$ switch disabled on $V_{\text{CONN1}}$ and $V_{\text{CONN2}}$ . $V_{\text{DDD}} = 3.3$ V, $T_{\text{A}} = 25^{\circ}\text{C}$
SID_DS	$I_{\text{DD_DS}}$	$V_{\text{DDD}} = 2.7$ to $3.6$ V. CC wakeup ON	—	2.5	—	$\mu\text{A}$	Power source = $V_{\text{DDD}}$ , Type-C not attached, CC enabled for wakeup, $R_{\text{P}}$ disabled

**XRES Current**

SID307	$I_{\text{DD_XR}}$	Supply current while XRES asserted	—	1	10	$\mu\text{A}$	—
--------	--------------------	------------------------------------	---	---	----	---------------	---

**Table 3. AC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.CLK#4	$F_{CPU}$	CPU frequency	DC	—	48	MHz	$3.0 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$
SID.PWR#20	$T_{SLEEP}$	Wakeup from sleep mode	—	0	—	μs	Guaranteed by characterization
SID.PWR#21	$T_{DEEPSLEEP}$	Wakeup from Deep Sleep mode	—	—	35	μs	24-MHz IMO. Guaranteed by characterization
SID.XRES#5	$T_{XRES}$	External reset pulse width	5	—	—	μs	Guaranteed by characterization
SYS.FES#1	$T_{PWR\_RDY}$	Power-up to “Ready to accept I2C / CC command”	—	5	25	ms	Guaranteed by characterization

I/O

**Table 4. I/O DC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.GIO#37	$V_{IH}^{[2]}$	Input voltage HIGH threshold	$0.7 \times V_{DDIO}$	—	—	V	CMOS input
SID.GIO#38	$V_{IL}$	Input voltage LOW threshold	—	—	$0.3 \times V_{DDIO}$	V	CMOS input
SID.GIO#39	$V_{IH}^{[2]}$	LVTTL input, $V_{DDIO} < 2.7 \text{ V}$	$0.7 \times V_{DDIO}$	—	—	V	—
SID.GIO#40	$V_{IL}$	LVTTL input, $V_{DDIO} < 2.7 \text{ V}$	—	—	$0.3 \times V_{DDIO}$	V	—
SID.GIO#41	$V_{IH}^{[2]}$	LVTTL input, $V_{DDIO} \geq 2.7 \text{ V}$	2.0	—	—	V	—
SID.GIO#42	$V_{IL}$	LVTTL input, $V_{DDIO} \geq 2.7 \text{ V}$	—	—	0.8	V	—
SID.GIO#33	$V_{OH}$	Output voltage HIGH level	$V_{DDIO} - 0.6$	—	—	V	$I_{OH} = 4 \text{ mA}$ at 3-V $V_{DDIO}$
SID.GIO#34	$V_{OH}$	Output voltage HIGH level	$V_{DDIO} - 0.5$	—	—	V	$I_{OH} = 1 \text{ mA}$ at 1.8-V $V_{DDIO}$
SID.GIO#35	$V_{OL}$	Output voltage LOW level	—	—	0.6	V	$I_{OL} = 4 \text{ mA}$ at 1.8-V $V_{DDIO}$
SID.GIO#36	$V_{OL}$	Output voltage LOW level	—	—	0.6	V	$I_{OL} = 8 \text{ mA}$ at 3 V $V_{DDIO}$
SID.GIO#5	$R_{PULLUP}$	Pull-up resistor	3.5	5.6	8.5	kΩ	—
SID.GIO#6	$R_{PULLDOWN}$	Pull-down resistor	3.5	5.6	8.5	kΩ	—
SID.GIO#16	$I_{IL}$	Input leakage current (absolute value)	—	—	2	nA	$25^\circ\text{C}$ , $V_{DDIO} = 3.0 \text{ V}$ . Guaranteed by characterization
SID.GIO#17	$C_{IN}$	Input capacitance	—	—	7	pF	Guaranteed by characterization
SID.GIO#43	$V_{HYSTTLL}$	Input hysteresis LVTTL	25	40	—	mV	$V_{DDIO} \geq 2.7 \text{ V}$ . Guaranteed by characterization.
SID.GPIO#44	$V_{HYSCMOS}$	Input hysteresis CMOS	$0.05 \times V_{DDIO}$	—	—	mV	Guaranteed by characterization
SID69	$I_{DIODE}$	Current through protection diode to $V_{DDIO}/V_{SS}$	—	—	100	μA	Guaranteed by characterization
SID.GIO#45	$I_{TOT\_GPIO}$	Maximum total source or sink chip current	—	—	200	mA	Guaranteed by characterization

**Note**2.  $V_{IH}$  must not exceed  $V_{DDIO} + 0.2 \text{ V}$ .

**Table 5. I/O AC Specifications**

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID70	T <sub>RISEF</sub>	Rise time	2	—	12	ns	3.3-V V <sub>DDIO</sub> , Cload = 25 pF
SID71	T <sub>FALLF</sub>	Fall time	2	—	12	ns	3.3-V V <sub>DDIO</sub> , Cload = 25 pF

**XRES**
**Table 6. XRES DC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.XRES#1	V <sub>IH</sub>	Input voltage HIGH threshold	0.7 × V <sub>DDIO</sub>	—	—	V	CMOS input
SID.XRES#2	V <sub>IL</sub>	Input voltage LOW threshold	—	—	0.3 × V <sub>DDIO</sub>	V	CMOS input
SID.XRES#3	C <sub>IN</sub>	Input capacitance	—	—	7	pF	Guaranteed by characterization
SID.XRES#4	V <sub>HYSXRES</sub>	Input voltage hysteresis	—	—	0.05 × V <sub>DDIO</sub>	mV	Guaranteed by characterization

## Digital Peripherals

The following specifications apply to the Timer/Counter/PWM peripherals in the Timer mode.

### Pulse Width Modulation (PWM) for GPIO Pins

**Table 7. PWM AC Specifications**

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.TCPWM.3	T <sub>CPWMFREQ</sub>	Operating frequency	—	F <sub>c</sub>	—	MHz	F <sub>c</sub> max = CLK_SYS. Maximum = 48 MHz.
SID.TCPWM.4	T <sub>PWMENEXT</sub>	Input trigger pulse width	—	2/F <sub>c</sub>	—	ns	For all Trigger Events
SID.TCPWM.5	T <sub>PWMEXT</sub>	Output trigger pulse width	—	2/F <sub>c</sub>	—	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	T <sub>CRES</sub>	Resolution of counter	—	1/F <sub>c</sub>	—	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM <sub>RES</sub>	PWM resolution	—	1/F <sub>c</sub>	—	ns	Minimum pulse width of PWM output
SID.TCPWM.5C	Q <sub>RES</sub>	Quadrature inputs resolution	—	1/F <sub>c</sub>	—	ns	Minimum pulse width between quadrature-phase inputs

**Table 14. Fixed SPI Master Mode AC Specifications**

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID167	$T_{DMO}$	MOSI Valid after SClock driving edge	—	—	15	ns	Guaranteed by characterization
SID168	$T_{DSI}$	MISO Valid before SClock capturing edge	20	—	—	ns	Full clock, late MISO sampling. Guaranteed by characterization
SID169	$T_{HMO}$	Previous MOSI data hold time	0	—	—	ns	Referred to Slave capturing edge. Guaranteed by characterization

**Table 15. Fixed SPI Slave Mode AC Specifications**

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID170	$T_{DMI}$	MOSI Valid before Sclock Capturing edge	40	—	—	ns	Guaranteed by characterization
SID171	$T_{DSO}$	MISO Valid after Sclock driving edge	—	—	$42 + 3 * T_{CPU}$	ns	$T_{CPU} = 1/FCPU$ . Guaranteed by characterization.
SID171A	$T_{DSO\_EXT}$	MISO Valid after Sclock driving edge in Ext Clk mode	—	—	48	ns	Guaranteed by characterization
SID172	$T_{HSO}$	Previous MISO data hold time	0	—	—	ns	Guaranteed by characterization
SID172A	$T_{SSEL\_SCK}$	SSEL Valid to first SCK Valid edge	100	—	—	ns	Guaranteed by characterization

## Memory

**Table 16. Flash AC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.MEM#4	$T_{ROWWRITE}^{[3]}$	Row (block) write time (erase and program)	—	—	20	ms	Row (block) = 128 bytes
SID.MEM#3	$T_{ROWERASE}^{[3]}$	Row erase time	—	—	13	ms	—
SID.MEM#8	$T_{ROWPROGRAM}^{[3]}$	Row program time after erase	—	—	7	ms	—
SID178	$T_{BULKERASE}^{[3]}$	Bulk erase time (32 KB)	—	—	35	ms	—
SID180	$T_{DEVPROG}^{[3]}$	Total device program time	—	—	7.5	seconds	Guaranteed by characterization
SID181	$F_{END}$	Flash endurance	100 K	—	—	cycles	Guaranteed by characterization
SID182	$F_{RET1}$	Flash retention. $T_A \leq 55^\circ\text{C}$ , 100 K P/E cycles	20	—	—	years	Guaranteed by characterization
SID182A	$F_{RET2}$	Flash retention. $T_A \leq 85^\circ\text{C}$ , 10 K P/E cycles	10	—	—	years	Guaranteed by characterization

### Note

3. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.

## System Resources

*Power-on-Reset (POR) with Brown Out*

**Table 17. Imprecise Power On Reset (PRES)**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID185	$V_{RISEIPOR}$	Rising trip voltage	0.80	—	1.50	V	Guaranteed by characterization
SID186	$V_{FALLIPOR}$	Falling trip voltage	0.75	—	1.4	V	Guaranteed by characterization

**Table 18. Precise Power On Reset (POR)**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID190	$V_{FALLPPOR}$	BOD trip voltage in active and sleep modes	1.48	—	1.62	V	Guaranteed by characterization
SID192	$V_{FALLDPSLP}$	BOD trip voltage in Deep Sleep	1.1	—	1.5	V	Guaranteed by characterization

*SWD Interface*

**Table 19. SWD Interface Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.SWD#1	$F_{SWDCLK1}$	$3.3 \text{ V} \leq V_{DDIO} \leq 5.5 \text{ V}$	—	—	14	MHz	SWDCLK $\leq 1/3$ CPU clock frequency
SID.SWD#2	$F_{SWDCLK2}$	$1.8 \text{ V} \leq V_{DDIO} \leq 3.3 \text{ V}$	—	—	7	MHz	SWDCLK $\leq 1/3$ CPU clock frequency
SID.SWD#3	$T_{SWDI\_SETUP}$	$T = 1/f_{SWDCLK}$	$0.25^*T$	—	—	ns	Guaranteed by characterization
SID.SWD#4	$T_{SWDI\_HOLD}$	$T = 1/f_{SWDCLK}$	$0.25^*T$	—	—	ns	Guaranteed by characterization
SID.SWD#5	$T_{SWDO\_VALID}$	$T = 1/f_{SWDCLK}$	—	—	$0.5 * T$	ns	Guaranteed by characterization
SID.SWD#6	$T_{SWDO\_HOLD}$	$T = 1/f_{SWDCLK}$	1	—	—	ns	Guaranteed by characterization

*Internal Main Oscillator*

**Table 20. IMO DC Specifications**

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID218	$I_{IMO}$	IMO operating current at 48 MHz	—	—	1000	$\mu\text{A}$	—

**Table 21. IMO AC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.CLK#13	$F_{IMOTOL}$	Frequency variation at 24, 36, and 48 MHz (trimmed)	—	—	$\pm 2$	%	—
SID226	$T_{STARTIMO}$	IMO startup time	—	—	7	$\mu\text{s}$	Guaranteed by characterization
SID229	$T_{JITRMSIMO}$	RMS jitter at 48 MHz	—	145	—	ps	Guaranteed by characterization
$F_{IMO}$	—	IMO frequency	24	—	48	MHz	—

**Internal Low-Speed Oscillator**
**Table 22. ILO DC Specifications**

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID231	$I_{ILO}$	ILO operating current at 32 kHz	–	0.3	1.05	µA	Guaranteed by Characterization
SID233	$I_{ILOLEAK}$	ILO leakage current	–	2	15	nA	Guaranteed by Design

**Table 23. ILO AC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID234	$T_{STARTILO}$	ILO startup time	–	–	2	ms	Guaranteed by characterization
SID236	$T_{ILODUTY}$	ILO duty cycle	40	50	60	%	Guaranteed by characterization
SID.CLK#5	$F_{ILO}$	ILO Frequency	20	40	80	kHz	–

**Power Down**
**Table 24. PD DC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID.PD.1	$R_{P\_STD}$	DFP CC termination for default USB Power	64	80	96	µA	–
SID.PD.2	$R_{P\_1.5A}$	DFP CC termination for 1.5A power	166	180	194	µA	–
SID.PD.3	$R_{P\_3.0A}$	DFP CC termination for 3.0A power	304	330	356	µA	–
SID.PD.4	$R_d$	UFP CC termination	4.59	5.1	5.61	kΩ	–
SID.PD.5	$R_{d\_DB}$	UFP Dead Battery CC termination on RD1 and CC2	4.08	5.1	6.12	kΩ	All supplies forced to 0 V and 0.6 V applied at RD1 or CC2
SID.PD.6	$R_A$	Power cable termination	0.8	1.0	1.2	kΩ	All supplies forced to 0 V and 0.2 V applied at $V_{CONN1}$ or $V_{CONN2}$
SID.PD.7	$R_{a\_OFF}$	Power cable termination - Disabled	0.4	0.75	–	MΩ	2.7 V applied at $V_{CONN1}$ or $V_{CONN2}$ with $R_A$ disabled
SID.PD.8	$R_{leak\_1}$	$V_{CONN}$ leaker for 0.1-µF load	–	–	216	kΩ	Managed Active Cable (MAC) discharge
SID.PD.9	$R_{leak\_2}$	$V_{CONN}$ leaker for 0.5-µF load	–	–	41.2	kΩ	
SID.PD.10	$R_{leak\_3}$	$V_{CONN}$ leaker for 1.0-µF load	–	–	19.6	kΩ	
SID.PD.11	$R_{leak\_4}$	$V_{CONN}$ leaker for 2.0-µF load	–	–	9.8	kΩ	
SID.PD.12	$R_{leak\_5}$	$V_{CONN}$ leaker for 5.0-µF load	–	–	4.1	kΩ	
SID.PD.13	$R_{leak\_6}$	$V_{CONN}$ leaker for 10-µF load	–	–	2.0	kΩ	
SID.PD.14	$I_{leak}$	Leaker on $V_{CONN1}$ and $V_{CONN2}$ for discharge upon cable detach	150	–	–	µA	–

## Packaging

**Table 28. Package Characteristics**

Parameter	Description	Conditions	Min	Typ	Max	Units
$T_A$	Operating ambient temperature	Industrial	-40	25	85	°C
		Extended Industrial			105	°C
$T_J$	Operating junction temperature	Industrial	-40	-	100	°C
		Extended Industrial			125	°C
$T_{JA}$	Package $\theta_{JA}$ (20-ball WLCSP)	-	-	66	-	°C/W
$T_{JC}$	Package $\theta_{JC}$ (20-ball WLCSP)	-	-	0.7	-	°C/W
$T_{JA}$	Package $\theta_{JA}$ (14-pin DFN)	-	-	31	-	°C/W
$T_{JC}$	Package $\theta_{JC}$ (14-pin DFN)	-	-	59	-	°C/W
$T_{JA}$	Package $\theta_{JA}$ (24-pin QFN)	-	-	22	-	°C/W
$T_{JC}$	Package $\theta_{JC}$ (24-pin QFN)	-	-	29	-	°C/W


**Table 29. Solder Reflow Peak Temperature**

Package	Maximum Peak Temperature	Maximum Time within 5 °C of Peak Temperature
20-ball WLCSP	260 °C	30 seconds
14-pin DFN	260 °C	30 seconds
24-pin QFN	260 °C	30 seconds

**Table 30. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2**

Package	MSL
20-ball WLCSP	MSL 1
14-pin DFN	MSL 3
24-pin QFN	MSL 3

**Figure 15. 20-ball WLCSP (1.63 × 2.03 × 0.55 mm) FN20B Package Outline, 001-95010**



**NOTES:**

1. REFERENCE JEDEC PUBLICATION 95, DESIGN GUIDE 4.18
2. ALL DIMENSIONS ARE IN MILLIMETERS

001-95010 \*A

## Document Conventions

### Units of Measure

**Table 32. Units of Measure**

Symbol	Unit of Measure
°C	degrees Celsius
Hz	hertz
KB	1024 bytes
kHz	kilohertz
kΩ	kilo ohm
Mbps	megabits per second
MHz	megahertz
MΩ	mega-ohm
Msps	megasamples per second
μA	microampere
μF	microfarad
μs	microsecond

**Table 32. Units of Measure (continued)**

Symbol	Unit of Measure
μV	microvolt
μW	microwatt
mA	milliampere
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
Ω	ohm
pF	picofarad
ppm	parts per million
ps	picosecond
s	second
sps	samples per second
V	volt

## References and Links To Applications Collaterals

### Knowledge Base Articles

- Key Differences Among EZ-PD™ CCG1, CCG2, CCG3 and CCG4 - KBA210740
  - Programming EZ-PD™ CCG2, EZ-PD™ CCG3 and EZ-PD™ CCG4 Using PSoC® Programmer and MiniProg3 - KBA96477
  - CCGx Frequently Asked Questions (FAQs) - KBA97244
  - Handling Precautions for CY4501 CCG1 DVK - KBA210560
  - Cypress EZ-PD™ CCGx Hardware - KBA204102
  - Difference between USB Type-C and USB-PD - KBA204033
  - CCGx Programming Methods - KBA97271
  - Getting started with Cypress USB Type-C Products - KBA04071
  - Type-C to DisplayPort Cable Electrical Requirements
  - Dead Battery Charging Implementation in USB Type-C Solutions - KBA97273
  - Termination Resistors Required for the USB Type-C Connector – KBA97180
  - VBUS Bypass Capacitor Recommendation for Type-C Cable and Type-C to Legacy Cable/Adapter Assemblies – KBA97270
  - Need for Regulator and Auxiliary Switch in Type-C to DisplayPort (DP) Cable Solution - KBA97274
  - Need for a USB Billboard Device in Type-C Solutions – KBA97146
  - CCG1 Devices in Type-C to Legacy Cable/Adapter Assemblies – KBA97145
  - Cypress USB Type-C Controller Supported Solutions – KBA97179
  - Termination Resistors for Type-C to Legacy Ports – KBA97272
  - Handling Instructions for CY4502 CCG2 Development Kit – KBA97916
  - Thunderbolt™ Cable Application Using CCG3 Devices - KBA210976
  - Power Adapter Application Using CCG3 Devices - KBA210975
  - Methods to Upgrade Firmware on CCG3 Devices - KBA210974
  - Device Flash Memory Size and Advantages - KBA210973
  - Applications of EZ-PD™ CCG4 - KBA210739
- Application Notes*
- AN96527 - Designing USB Type-C Products Using Cypress's CCG1 Controllers

- AN95615 - Designing USB 3.1 Type-C Cables Using EZ-PD™ CCG2

- AN95599 - Hardware Design Guidelines for EZ-PD™ CCG2
- AN210403 - Hardware Design Guidelines for Dual Role Port Applications Using EZ-PD™ USB Type-C Controllers
- AN210771 - Getting Started with EZ-PD™ CCG4

### Reference Designs

- EZ-PD™ CCG2 Electronically Marked Cable Assembly (EMCA) Paddle Card Reference Design
- EZ-PD™ CCG2 USB Type-C to DisplayPort Cable Solution
- CCG1 USB Type-C to DisplayPort Cable Solution
- CCG1 USB Type-C to HDMI/DVI/VGA Adapter Solution
- EZ-PD™ CCG2 USB Type-C to HDMI Adapter Solution
- CCG1 Electronically Marked Cable Assembly (EMCA) Paddle Card Reference Design
- CCG1 USB Type-C to Legacy USB Device Cable Paddle Card Reference Schematics
- EZ-USB GX3 USB Type-C to Gigabit Ethernet Dongle
- EZ-PD™ CCG2 USB Type-C Monitor/Dock Solution
- CCG2 20W Power Adapter Reference Design
- CCG2 18W Power Adapter Reference Design
- EZ-USB GX3 USB Type-A to Gigabit Ethernet Reference Design Kit

### Kits

- CY4501 CCG1 Development Kit
- CY4502 EZ-PD™ CCG2 Development Kit
- CY4531 EZ-PD CCG3 Evaluation Kit
- CY4541 EZ-PD™ CCG4 Evaluation Kit

### Datasheets

- CCG1 Datasheet: USB Type-C Port Controller with Power Delivery
- CYPD1120 Datasheet: USB Power Delivery Alternate Mode Controller on Type-C
- CCG3: USB Type-C Controller Datasheet
- CCG4: Two-Port USB Type-C Controller Datasheet