

Welcome to **E-XFL.COM** 

<u>Embedded - Microcontrollers - Application</u>
<u>Specific</u>: Tailored Solutions for Precision and Performance

Embedded - Microcontrollers - Application Specific represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

What Are <u>Embedded - Microcontrollers - Application Specific</u>?

Application charific microcontrollars are angineered to

Details	
Product Status	Active
Applications	USB Type C
Core Processor	ARM® Cortex®-M0
Program Memory Type	FLASH (32KB)
Controller Series	-
RAM Size	4K x 8
Interface	I <sup>2</sup> C, SPI, UART/USART, USB
Number of I/O	14
Voltage - Supply	1.71V ~ 5.5V
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-UFQFN Exposed Pad
Supplier Device Package	24-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cypd2134-24lqxit

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### **Available Firmware and Software Tools**

#### **EZ-PD Configuration Utility**

The EZ-PD Configuration Utility is a GUI-based Microsoft Windows application developed by Cypress to guide a CCGx user through the process of configuring and programming the chip. The utility allows users to:

- 1. Select and configure the parameters they want to modify
- 2. Program the resulting configuration onto the target CCGx device.

The utility works with the Cypress supplied CCG1, CCG2, CCG3, and CCG4 kits, which host the CCGx controllers along with a USB interface. This version of the EZ-PD Configuration Utility supports configuration and firmware update operations on CCGx controllers implementing EMCA and Display Dongle applications. Support for other applications, such as Power Adapters and Notebook port controllers, will be provided in later versions of the utility.

You can download the EZ-PD Configuration Utility and its associated documentation at the following link:

http://www.cypress.com/documentation/software-and-drivers/ez-pd-configuration-utility






Figure 1. EZ-PD CCG2 Block Diagram

#### **Functional Overview**

#### CPU and Memory Subsystem

CPU

The Cortex-M0 CPU in EZ-PD CCG2 is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. It mostly uses 16-bit instructions and executes a subset of the Thumb-2 instruction set. This enables fully compatible binary upward migration of the code to higher performance processors such as the Cortex-M3 and M4, thus enabling upward compatibility. The Cypress implementation includes a hardware multiplier that provides a 32-bit result in one cycle. It includes a nested vectored interrupt controller (NVIC) block with 32 interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor up from the Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in the Deep Sleep mode. The Cortex-M0 CPU provides a Non-Maskable Interrupt (NMI) input, which is made available to the user when it is not in use for system functions requested by the user.

The CPU also includes a serial wire debug (SWD) interface, which is a 2-wire form of JTAG. The debug configuration used for EZ-PD CCG2 has four break-point (address) comparators and two watchpoint (data) comparators.

#### Flash

The EZ-PD CCG2 device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The flash block is designed to deliver 1 wait-state (WS) access time at 48 MHz and with 0-WS access time at 24 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average. Part of the flash module can be used to emulate EEPROM operation if required.

#### **SROM**

A supervisory ROM that contains boot and configuration routines is provided.



# **Pinouts**

Group	Name	Pin Map 24-QFN	Ball Location 20-CSP	Pin Map 14-DFN	Description
USB Type-C Port	CC1	2	B4	3	USB PD connector detect/Configuration Channel 1
	CC2	1	A4	N/A	USB PD connector detect/Configuration Channel 2
	RD1	3	В3	N/A	Dedicated Rd resistor pin for CC1 Must be left open for cable applications and connected together with CC1 ball for UFP or DFP with dead battery applications
GPIOs and serial interfaces	GPIO	22	C3	N/A	GPIO / SPI_0_CLK / UART_0_ RX
	GPIO	18	D3	13	GPIO / SPI_0_MOSI / UART_0_TX
	GPIO	13	C2	10	GPIO / I2C_1_SDA / SPI_1_MISO / UART_1_RX
	GPIO	10	D2	N/A	GPIO / I2C_1_SCL / SPI_1_CLK / UART_1_TX
	GPIO	15	B2	11	GPIO / SPI_1_SEL / UART_1_RTS
	GPIO	14	N/A	N/A	GPIO
	GPIO	17	N/A	N/A	GPIO
	GPIO	21	N/A	N/A	GPIO
	GPIO	23	N/A	N/A	GPIO
	GPIO	24	N/A	N/A	GPIO
	I2C_0_SCL	20	A3	1	GPIO / I2C_0_SCL / SPI_0_MISO / UART_0_RTS
	I2C_0_SDA	19	A2	14	GPIO / I2C_0_SDA / SPI_0_SEL / UART_0_CTS
	SWD_IO	11	E2	8	SWD IO / GPIO / UART_1_CTS / SPI_1_MOSI
	SWD_CLK	12	D1	9	SWD clock / GPIO
RESET	XRES	16	B1	12	Reset input
POWER	VCONN1	5	E4	5	VCONN 1 input (4.0 V to 5.5 V)
	VCONN2	4	C4	4	VCONN 2 input (4.0 V to 5.5 V)
	VDDIO	8	E1	N/A	1.71-V to 5.5-V supply for I/Os
	VCCD	7	A1	6	1.8-V regulator output for filter capacitor
	VDDD	9	F0	7	VDDD supply input/output (2.7 V to 5.5 V)
	VDDD	6	- E3	7	VDDD supply input/output (2.7 V to 5.5 V)
	VSS		N/A	EPAD	Ground supply
	VSS	EPAD	D4	Ground supply	Ground supply
	VSS		C1	2	Ground supply



CC2 I2C\_0\_SCL I2C\_0\_SDA VCCD Α CC1 GPIO В RD1 XRES VCONN2 С GPIO GPIO VSS GPIO D vss SWD\_CLK GPIO Е VCONN1 SWD\_IO

Figure 3. 20-ball WLCSP EZ-PD CCG2 Ball Map (Bottom (Balls Up) View)

Figure 4. 14-pin DFN Pin Map (Top View)





Figure 5. 24-Pin QFN Pin Map (Top View)





#### **Power**

The following power system diagram shows the set of power supply pins as implemented in EZ-PD CCG2.

EZ-PD CCG2 can operate from three different power sources. VCONN1 and VCONN2 pins can be used as connections to the VCONN pins on a Type-C plug of a cable or VCONN-powered accessory. Each of these inputs support operation over 4.0 to 5.5 V. An internal isolation between VCONN1 and VCONN2 pins is provided allowing them to be at different levels simultaneously. CCG2 can be used in EMCA applications with only one or both VCONN pins as power sources. This is illustrated later in the section on Applications. Besides being power inputs, each VCONN pin is also internally connected to a R<sub>A</sub> termination resistor required for EMCA and VCONN-powered accessories.

EZ-PD CCG2 can also be operate from 2.7 to 5.5 V when operated from the VDDD supply pin. VCONN-powered accessory applications require that CCG2 work down to 2.7 V. In such applications, both the VDDD and VCONN pins should be connected to the VCONN pin of the Type-C plug in the accessory.

In UFP, DFP, and DRP applications, CCG2 can be operated from VDDD as the only supply input. In such applications, the VCONN pins are left open. In DFP applications, the lowest VDDD level that CCG2 can operate is 3.0 V due to the need to support disconnect detection thresholds of up to 2.7 V.

A separate I/O supply pin, VDDIO, allows the GPIOs to operate at levels from 1.71 to 5.5 V. The VDDIO pin can be equal to or less than the voltages connected to the VCONN1, VCONN2, and VDDD pins. The independent VDDIO supply is not available on the 14-DFN package. On this package, the VDDIO rail is internally connected to the VDDD rails.

The VCCD output of EZ-PD CCG2 must be bypassed to ground via an external capacitor (in the range of 1 to 1.6  $\mu$ F; X5R ceramic or better).

Bypass capacitors must be used from VDDD and VCONN pins to ground; typical practice for systems in this frequency range is to use a 0.1-µF capacitor. Note that these are simply rules of thumb and that for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of the power supply bypass capacitors is shown in Figure 6.




Figure 6. EZ-PD CCG2 Power and Bypass Scheme Example



# **Application Diagrams**

Figure 7 and Figure 8 show the application diagrams of a Passive EMCA application using CCG2 devices. Figure 7 shows the application using a single CCG2 device per cable present at one of the two plugs, whereas Figure 8 shows the same with two CCG2 devices per cable present at each plug. The VBUS signal, the SuperSpeed lines, HighSpeed lines, and CC lines are connected directly from one end to another.

The application diagram shown in Figure 7 requires a single VCONN wire to run through the cable so that the CCG2 device can be powered irrespective of which plug is connected to the host (DFP). However, in the application diagram shown in Figure 8, the VCONN signal does not run through the entire cable, but only runs to the respective VCONN pin of the CCG2 device at each end of the plug. Also, only one CCG2 device is powered at any given instance, depending on which one is nearer to the DFP that supplies VCONN.

Figure 7. Passive EMCA Application – Single EZ-PD CCG2 Per Cable






Figure 10 shows a Notebook DRP application diagram using a CCG2 device. The Type-C port can be used as a power provider or a power consumer. The CCG2 device communicates with the Embedded controller (EC) over I<sup>2</sup>C. It also controls the Data Mux to route the High Speed signals either to the USB chipset (during normal mode) or the DisplayPort Chipset (during Alternate Mode). The SBU lines, SuperSpeed and HighSpeed lines are routed directly from the Display Mux of the notebook to the Type-C receptacle.

Optional FETs are provided for applications that need to provide power for accessories and cables using the VCONN pin of the Type-C receptacle. VBUS FETs are also used for providing power over VBUS and for consuming power over VBUS. A VBUS\_DISCHARGE FET controlled by CCG2 device is used to quickly discharge VBUS after the Type-C connection is detached.

Figure 10. Dual Role Port (DRP) Application







Figure 13 shows a USB Type-C to DisplayPort adapter application, which enables connectivity between a PC that supports a Type-C port with DisplayPort Alternate Mode support and a legacy monitor that has a DisplayPort interface.

Figure 13 shows a Type-C plug on one end and a DP/mDP plug on the other end. The application meets the requirements described in Section 4.2 of the VESA DisplayPort Alt Mode on USB Type-C Standard Version 1.0 (Scenarios 2a and 2b USB

Type-C to DisplayPort Cables). It also supports the USB Billboard Device Class, which is required by the USB PD specification for enumeration of any accessories that support Alternate Mode when connected to a host PC.

Figure 13. USB Type-C to Display Port Application Diagram





### **Device Level Specifications**

All specifications are valid for –40  $^{\circ}$ C  $\leq$  TA  $\leq$  85  $^{\circ}$ C and TJ  $\leq$  100  $^{\circ}$ C, except where noted. Specifications are valid for 3.0 V to 5.5 V, except where noted.

Table 2. DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.PWR#1	$V_{DDD}$	Power supply input voltage	2.7	_	5.5	V	UFP Applications
SID.PWR#1_A	$V_{DDD}$	Power supply input voltage	3.0	_	5.5	V	DFP/DRP Applications
SID.PWR#23	V <sub>CONN1</sub>	Power supply input voltage	4.0	-	5.5	V	-
SID.PWR#23_A	V <sub>CONN2</sub>	Power supply input voltage	4.0	_	5.5	V	-
SID.PWR#13	$V_{DDIO}$	GPIO power supply	1.71	_	5.5	V	_
SID.PWR#24	$V_{CCD}$	Output voltage (for core logic)	-	1.8	_	V	_
SID.PWR#15	C <sub>EFC</sub>	External regulator voltage bypass on V <sub>CCD</sub>	1	1.3	1.6	μF	X5R ceramic or better
SID.PWR#16	C <sub>EXC</sub>	Power supply decoupling capacitor on $V_{DDD}$	_	1	_	μF	X5R ceramic or better
SID.PWR#25		Power Supply Decoupling Capacitor on V <sub>CONN1</sub> and V <sub>CONN2</sub>	_	0.1	_	μF	X5R ceramic or better
Active Mode, V <sub>D</sub>	<sub>DD</sub> = 2.7 to 5	5.5 V. Typical values measured at V	<sub>DD</sub> = 3.3	V.		•	
SID.PWR#12	I <sub>DD12</sub>	Supply current	-	7.5	-	mA	$V_{CONN1}$ or $V_{CONN2}$ = 5 V, $T_A$ = 25 °C, CC I/O IN Transmit or Receive, $R_A$ disconnected, no I/O sourcing current, CPU at 12 MHz
Sleep Mode, V <sub>DE</sub>	<sub>DD</sub> = 2.7 to 5	.5 V					
SID25A	I <sub>DD20A</sub>	I <sup>2</sup> C wakeup. WDT ON. IMO at 48 MHz	_	2.0	3.0	mA	V <sub>DDD</sub> = 3.3 V, T <sub>A</sub> = 25 °C, all blocks except CPU are ON, CC I/O ON, no I/O sourcing current
Deep Sleep Mod	e, V <sub>DDD</sub> = 2.	7 to 3.6 V (Regulator on)			I.	I.	•
SID_DS_RA	I <sub>DD_DS_RA</sub>	V <sub>CONN1</sub> = 5.0, R <sub>A</sub> termination disabled	-	100	-	μА	V <sub>CONN1</sub> , V <sub>CONN2</sub> = 5 V, T <sub>A</sub> = 25 °C. R <sub>A</sub> termination disabled on V <sub>CONN1</sub> and V <sub>CONN2</sub> , see SID.PD.7. VCONN leaker circuits turned off during deep sleep
SID34	I <sub>DD29</sub>	V <sub>DDD</sub> = 2.7 to 3.6 V. I <sup>2</sup> C wakeup and WDT ON	_	50	_	μA	R <sub>A</sub> switch disabled on V <sub>CONN1</sub> and V <sub>CONN2</sub> . V <sub>DDD</sub> = 3.3 V, T <sub>A</sub> = 25 °C
SID_DS	I <sub>DD_DS</sub>	V <sub>DDD</sub> = 2.7 to 3.6 V. CC wakeup ON	-	2.5	-	μA	Power source = V <sub>DDD</sub> , Type-C not attached, CC enabled for wakeup, R <sub>P</sub> disabled
XRES Current							
SID307	I <sub>DD_XR</sub>	Supply current while XRES asserted	-	1	10	μΑ	_
		l .			·	·	I



# Table 5. I/O AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID70	T <sub>RISEF</sub>	Rise time	2	-	12	ns	3.3-V V <sub>DDIO</sub> , Cload = 25 pF
SID71	T <sub>FALLF</sub>	Fall time	2	-	12	ns	3.3-V V <sub>DDIO</sub> , Cload = 25 pF

#### **XRES**

### Table 6. XRES DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.XRES#1	V <sub>IH</sub>	Input voltage HIGH threshold	0.7 × V <sub>DDIO</sub>	1	1	V	CMOS input
SID.XRES#2	V <sub>IL</sub>	Input voltage LOW threshold	-	_	0.3 × V <sub>DDIO</sub>	V	CMOS input
SID.XRES#3	C <sub>IN</sub>	Input capacitance	_	_	7	pF	Guaranteed by characterization
SID.XRES#4	V <sub>HYSXRES</sub>	Input voltage hysteresis	_	_	0.05 × V <sub>DDIO</sub>	mV	Guaranteed by characterization

# **Digital Peripherals**

The following specifications apply to the Timer/Counter/PWM peripherals in the Timer mode.

Pulse Width Modulation (PWM) for GPIO Pins

### Table 7. PWM AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.3	T <sub>CPWMFREQ</sub>	Operating frequency	-	Fc	_	MHz	Fc max = CLK_SYS. Maximum = 48 MHz.
SID.TCPWM.4	T <sub>PWMENEXT</sub>	Input trigger pulse width	1	2/Fc	_	ns	For all Trigger Events
SID.TCPWM.5	T <sub>PWMEXT</sub>	Output trigger pulse width	-	2/Fc	_	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	T <sub>CRES</sub>	Resolution of counter	_	1/Fc	-	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM <sub>RES</sub>	PWM resolution	ı	1/Fc	-	ns	Minimum pulse width of PWM output
SID.TCPWM.5C	Q <sub>RES</sub>	Quadrature inputs resolution	-	1/Fc	_	ns	Minimum pulse width between quadrature-phase inputs



 $I^2C$ 

# Table 8. Fixed I<sup>2</sup>C DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I <sub>I2C1</sub>	Block current consumption at 100 kbps	_	_	60	μΑ	_
SID150	I <sub>I2C2</sub>	Block current consumption at 400 kbps	_	-	185	μΑ	-
SID151	I <sub>I2C3</sub>	Block current consumption at 1 Mbps	_	_	390	μA	-
SID152	I <sub>I2C4</sub>	I <sup>2</sup> C enabled in Deep Sleep mode	_	_	1.4	μA	-

# Table 9. Fixed I<sup>2</sup>C AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID153	F <sub>I2C1</sub>	Bit rate	_	_	1	Mbps	-

### Table 10. Fixed UART DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID160	I <sub>UART1</sub>	Block current consumption at 100 Kbps	-	1	125	Ι ΙΙΔ	Guaranteed by characterization
SID161	I <sub>UART2</sub>	Block current consumption at 1000 Kbps	-	-	312	μΑ	Guaranteed by characterization

## Table 11. Fixed UART AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID162	F <sub>UART</sub>	Bit rate	_	-	1	i ivinne	Guaranteed by characterization

### Table 12. Fixed SPI DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID163	I <sub>SPI1</sub>	Block current consumption at 1 Mbps	-	-	360	Ι ΙΙΔ	Guaranteed by characterization
SID164	I <sub>SPI2</sub>	Block current consumption at 4 Mbps	-	_	560	Ι ΙΙΔ	Guaranteed by characterization
SID165	I <sub>SPI3</sub>	Block current consumption at 8 Mbps	_	_	600	Ι ΙΙΔ	Guaranteed by characterization

### Table 13. Fixed SPI AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID166	F <sub>SPI</sub>	SPI Operating frequency (Master; 6X oversampling)	_	-	8	MHz	Guaranteed by characterization



# **System Resources**

Power-on-Reset (POR) with Brown Out

### Table 17. Imprecise Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID185	V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	-	1.50	٧	Guaranteed by characterization
SID186	V <sub>FALLIPOR</sub>	Falling trip voltage	0.75	_	1.4	/	Guaranteed by characterization

### Table 18. Precise Power On Reset (POR)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190	V <sub>FALLPPOR</sub>	BOD trip voltage in active and sleep modes	1.48	-	1.62	/	Guaranteed by characterization
SID192	V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep	1.1	_	1.5	· · · · · · · · · · · · · · · · · · ·	Guaranteed by characterization

#### SWD Interface

### Table 19. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.SWD#1	F_SWDCLK1	$3.3~V \le V_{DDIO} \le 5.5~V$	_	_	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID.SWD#2	F_SWDCLK2	$1.8 \text{ V} \leq \text{V}_{DDIO} \leq 3.3 \text{ V}$	_	_	7	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID.SWD#3	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	_	-	ns	Guaranteed by characterization
SID.SWD#4	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	_	-	ns	Guaranteed by characterization
SID.SWD#5	T_SWDO_VALID	T = 1/f SWDCLK	-	_	0.5 * T	ns	Guaranteed by characterization
SID.SWD#6	T_SWDO_HOLD	T = 1/f SWDCLK	1	_	_	ns	Guaranteed by characterization

Internal Main Oscillator

### Table 20. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I <sub>IMO</sub>	IMO operating current at 48 MHz	_	-	1000	μΑ	_

### **Table 21. IMO AC Specifications**

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CLK#13	F <sub>IMOTOL</sub>	Frequency variation at 24, 36, and 48 MHz (trimmed)	_	-	±2	%	_
SID226	T <sub>STARTIMO</sub>	IMO startup time	-	_	7		Guaranteed by characterization
SID229	T <sub>JITRMSIMO</sub>	RMS jitter at 48 MHz	-	145	_	ps	Guaranteed by characterization
F <sub>IMO</sub>	_	IMO frequency	24	_	48	MHz	-



Internal Low-Speed Oscillator

# Table 22. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID231	I <sub>ILO</sub>	ILO operating current at 32 kHz	-	0.3	1.05	ΠΔ	Guaranteed by Characterization
SID233	I <sub>ILOLEAK</sub>	ILO leakage current	_	2	15	nA	Guaranteed by Design

# Table 23. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234	T <sub>STARTILO</sub>	ILO startup time	1	1	2	ms	Guaranteed by characterization
SID236	T <sub>ILODUTY</sub>	ILO duty cycle	40	50	60	%	Guaranteed by characterization
SID.CLK#5	F <sub>ILO</sub>	ILO Frequency	20	40	80	kHz	-

Power Down

### Table 24. PD DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions	
SID.PD.1	Rp_std	DFP CC termination for default USB Power	64	80	96	μA	-	
SID.PD.2	Rp_1.5A	DFP CC termination for 1.5A power	166	180	194	μA	-	
SID.PD.3	Rp_3.0A	DFP CC termination for 3.0A power	304	330	356	μA	-	
SID.PD.4	Rd	UFP CC termination	4.59	5.1	5.61	kΩ	-	
SID.PD.5	Rd_DB	UFP Dead Battery CC termi- nation on RD1 and CC2	4.08	5.1	6.12	kΩ	All supplies forced to 0 V and 0.6 V applied at RD1 or CC2	
SID.PD.6	R <sub>A</sub>	Power cable termination	0.8	1.0	1.2	kΩ	All supplies forced to 0 V and 0.2 V applied at V <sub>CONN1</sub> or V <sub>CONN2</sub>	
SID.PD.7	Ra_OFF	Power cable termination - Disabled	0.4	0.75	_	МΩ	2.7 V applied at V <sub>CONN1</sub> or V <sub>CONN2</sub> with R <sub>A</sub> disabled	
SID.PD.8	Rleak_1	V <sub>CONN</sub> leaker for 0.1-μF load	_	_	216	kΩ		
SID.PD.9	Rleak_2	V <sub>CONN</sub> leaker for 0.5-μF load	-	_	41.2	kΩ		
SID.PD.10	Rleak_3	V <sub>CONN</sub> leaker for 1.0-μF load	-	_	19.6	kΩ	Managed Active Cable (MAC) discharge	
SID.PD.11	Rleak_4	V <sub>CONN</sub> leaker for 2.0-μF load	_	_	9.8	kΩ		
SID.PD.12	Rleak_5	V <sub>CONN</sub> leaker for 5.0-μF load	_	_	4.1	kΩ		
SID.PD.13	Rleak_6	V <sub>CONN</sub> leaker for 10-μF load	-		2.0	kΩ		
SID.PD.14	lleak	Leaker on V <sub>CONN1</sub> and V <sub>CONN2</sub> for discharge upon cable detach	150	_	-	μA	-	



### Analog-to-Digital Converter

# Table 25. ADC DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.ADC.1	Resolution	ADC resolution	_	8	_	bits	Guaranteed by characterization
SID.ADC.2	INL	Integral non-linearity	-1.5	-	1.5	LSB	Guaranteed by characterization
SID.ADC.3	DNL	Differential non-linearity	-2.5	_	2.5	LSB	Guaranteed by characterization
SID.ADC.4	Gain Error	Gain error	-1	_	1	LSB	Guaranteed by characterization

# Table 26. ADC AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.ADC.5		Rate of change of sampled voltage signal	_	_	3	V/ms	Guaranteed by characterization



# **Packaging**

**Table 28. Package Characteristics** 

Parameter	Description	Conditions	Min	Тур	Max	Units
т.	Operating ambient temperature	Industrial	-40	25	85	°C
T <sub>A</sub>	Operating ambient temperature	Extended Industrial	_40	25	105	°C
т	Operating junction temperature	Industrial	-40		100	°C
TJ	Operating junction temperature	Extended Industrial	-40	_	125	°C
$T_JA$	Package $\theta_{JA}$ (20-ball WLCSP)	-	_	66	-	°C/W
$T_JC$	Package $\theta_{JC}$ (20-ball WLCSP)	_	_	0.7	_	°C/W
$T_{JA}$	Package θ <sub>JA</sub> (14-pin DFN)	-	_	31	_	°C/W
$T_{JC}$	Package θ <sub>JC</sub> (14-pin DFN)	-	_	59	-	°C/W
$T_{JA}$	Package $\theta_{JA}$ (24-pin QFN)	_	_	22	_	°C/W
$T_JC$	Package $\theta_{JC}$ (24-pin QFN)	-	_	29	_	°C/W

Table 29. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time within 5 °C of Peak Temperature
20-ball WLCSP	260 °C	30 seconds
14-pin DFN	260 °C	30 seconds
24-pin QFN	260 °C	30 seconds


Table 30. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2


Package	MSL
20-ball WLCSP	MSL 1
14-pin DFN	MSL 3
24-pin QFN	MSL 3

Figure 15. 20-ball WLCSP (1.63 × 2.03 × 0.55 mm) FN20B Package Outline, 001-95010

TOP VIEW SIDE VIEW BOTTOM VIEW







#### NOTES:

- 1. REFERENCE JEDEC PUBLICATION 95, DESIGN GUIDE 4.18
- 2. ALL DIMENSIONS ARE IN MILLIMETERS

001-95010 \*A



# **Acronyms**

Table 31. Acronyms Used in this Document

Acronym	Description		
ADC	analog-to-digital converter		
API	application programming interface		
ARM <sup>®</sup>	advanced RISC machine, a CPU architecture		
CC	configuration channel		
CCG2	Cable Controller Generation 2		
CPU	central processing unit		
CRC	cyclic redundancy check, an error-checking protocol		
CS	current sense		
DFP	downstream facing port		
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.		
DRP	dual role port		
EEPROM	electrically erasable programmable read-only memory		
EMCA	a USB cable that includes an IC that reports cable characteristics (e.g., current rating) to the Type-C ports		
EMI	electromagnetic interference		
ESD	electrostatic discharge		
FPB	flash patch and breakpoint		
FS	full-speed		
GPIO	general-purpose input/output		
IC	integrated circuit		
IDE	integrated development environment		
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol		
ILO	internal low-speed oscillator, see also IMO		
IMO	internal main oscillator, see also ILO		
I/O	input/output, see also GPIO		
LVD	low-voltage detect		
LVTTL	low-voltage transistor-transistor logic		
MCU	microcontroller unit		
NC	no connect		
NMI	nonmaskable interrupt		

Table 31. Acronyms Used in this Document (continued)

Acronym	Description			
NVIC	nested vectored interrupt controller			
opamp	operational amplifier			
OCP	overcurrent protection			
OVP	overvoltage protection			
РСВ	printed circuit board			
PD	power delivery			
PGA	programmable gain amplifier			
PHY	physical layer			
POR	power-on reset			
PRES	precise power-on reset			
PSoC <sup>®</sup>	Programmable System-on-Chip™			
PWM	pulse-width modulator			
RAM	random-access memory			
RISC	reduced-instruction-set computing			
RMS	root-mean-square			
RTC	real-time clock			
RX	receive			
SAR	successive approximation register			
SCL	I <sup>2</sup> C serial clock			
SDA	I <sup>2</sup> C serial data			
S/H	sample and hold			
SPI	Serial Peripheral Interface, a communications protocol			
SRAM	static random access memory			
SWD	serial wire debug, a test protocol			
TX	transmit			
Type-C	a new standard with a slimmer USB connector and a reversible cable, capable of sourcing up to 100 W of power			
UART	Universal Asynchronous Transmitter Receiver, a communications protocol			
USB	Universal Serial Bus			
USBIO	USB input/output, CCG2 pins used to connect to a USB port			
XRES	external reset I/O pin			



# **Document Conventions**

### **Units of Measure**

Table 32. Units of Measure

Symbol	Unit of Measure		
°C	degrees Celsius		
Hz	hertz		
KB	1024 bytes		
kHz	kilohertz		
kΩ	kilo ohm		
Mbps	megabits per second		
MHz	megahertz		
ΜΩ	mega-ohm		
Msps	megasamples per second		
μA	microampere		
μF	microfarad		
μs	microsecond		

Table 32. Units of Measure (continued)

Symbol	Unit of Measure		
μV	microvolt		
μW	microwatt		
mA	milliampere		
ms	millisecond		
mV	millivolt		
nA	nanoampere		
ns	nanosecond		
Ω	ohm		
pF	picofarad		
ppm	parts per million		
ps	picosecond		
s	second		
sps	samples per second		
V	volt		



#### References and Links To Applications Collaterals

#### Knowledge Base Articles

- Key Differences Among EZ-PD<sup>™</sup> CCG1, CCG2, CCG3 and CCG4 - KBA210740
- Programming EZ-PD™ CCG2, EZ-PD™ CCG3 and EZ-PD™ CCG4 Using PSoC® Programmer and MiniProg3 KBA96477
- CCGX Frequently Asked Questions (FAQs) KBA97244
- Handling Precautions for CY4501 CCG1 DVK KBA210560
- Cypress EZ-PD™ CCGx Hardware KBA204102
- Difference between USB Type-C and USB-PD KBA204033
- CCGx Programming Methods KBA97271
- Getting started with Cypress USB Type-C Products -KBA04071
- Type-C to DisplayPort Cable Electrical Requirements
- Dead Battery Charging Implementation in USB Type-C Solutions - KBA97273
- Termination Resistors Required for the USB Type-C Connector – KBA97180
- VBUS Bypass Capacitor Recommendation for Type-C Cable and Type-C to Legacy Cable/Adapter Assemblies – KBA97270
- Need for Regulator and Auxiliary Switch in Type-C to DisplayPort (DP) Cable Solution KBA97274
- Need for a USB Billboard Device in Type-C Solutions KBA97146
- CCG1 Devices in Type-C to Legacy Cable/Adapter Assemblies KBA97145
- Cypress USB Type-C Controller Supported Solutions KBA97179
- Termination Resistors for Type-C to Legacy Ports KBA97272
- Handling Instructions for CY4502 CCG2 Development Kit KBA97916
- Thunderbolt™ Cable Application Using CCG3 Devices -KBA210976
- Power Adapter Application Using CCG3 Devices KBA210975
- Methods to Upgrade Firmware on CCG3 Devices KBA210974
- Device Flash Memory Size and Advantages KBA210973
- Applications of EZ-PD<sup>TM</sup> CCG4 KBA210739

#### Application Notes

 AN96527 - Designing USB Type-C Products Using Cypress's CCG1 Controllers

- AN95615 Designing USB 3.1 Type-C Cables Using EZ-PD™ CCG2
- AN95599 Hardware Design Guidelines for EZ-PD™ CCG2
- AN210403 Hardware Design Guidelines for Dual Role Port Applications Using EZ-PD™ USB Type-C Controllers
- AN210771 Getting Started with EZ-PD™ CCG4

#### Reference Designs

- EZ-PD™ CCG2 Electronically Marked Cable Assembly (EMCA) Paddle Card Reference Design
- EZ-PD™ CCG2 USB Type-C to DisplayPort Cable Solution
- CCG1 USB Type-C to DisplayPort Cable Solution
- CCG1 USB Type-C to HDMI/DVI/VGA Adapter Solution
- EZ-PD™ CCG2 USB Type-C to HDMI Adapter Solution
- CCG1 Electronically Marked Cable Assembly (EMCA) Paddle Card Reference Design
- CCG1 USB Type-C to Legacy USB Device Cable Paddle Card Reference Schematics
- EZ-USB GX3 USB Type-C to Gigabit Ethernet Dongle
- EZ-PD™ CCG2 USB Type-C Monitor/Dock Solution
- CCG2 20W Power Adapter Reference Design
- CCG2 18W Power Adapter Reference Design
- EZ-USB GX3 USB Type-A to Gigabit Ethernet Reference Design Kit

#### Kits

- CY4501 CCG1 Development Kit
- CY4502 EZ-PD™ CCG2 Development Kit
- CY4531 EZ-PD CCG3 Evaluation Kit
- CY4541 EZ-PD™ CCG4 Evaluation Kit

#### Datasheets

- CCG1 Datasheet: USB Type-C Port Controller with Power Delivery
- CYPD1120 Datasheet: USB Power Delivery Alternate Mode Controller on Type-C
- CCG3: USB Type-C Controller Datasheet
- CCG4: Two-Port USB Type-C Controller Datasheet



# **Document History Page**

Description Title: EZ-PD™ CCG2 Datasheet USB Type-C Port Controller Document Number: 001-93912				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*E	4680071	GAYA	03/07/2015	Release to web
*F	4718374	AKN	04/09/2015	Added 24-pin QFN pin and package information. Added DRP and DFP Application diagrams
*G	4774142	AKN	06/15/2015	Changed datasheet status from Preliminary to Final. Updated Logic Block Diagram. Changed number of GPIOs to 10 and added a note about the number of GPIOs varying depending on the package. Updated Power and Digital Peripherals section. Updated Application diagrams. Added SID.PWR#1_A parameter. Added CYPD2122-20FNXIT part in Ordering Information. Removed Errata.
*H	4979175	VGT	10/23/2015	Updated Figure 1 and Figure 5. Added VCC_ABS spec and updated the SID.ADC.4 parameter. Added "Guaranteed by characterization" note for the following specs: SID.GIO#16, SID.GIO#17, SID.XRES#3, SID 160 to SID 172A, SID 2226, SID 229, SID.ADC.1 to SID.ADC.5.
*	5028128	VGT	12/04/2015	Updated Application Diagrams: Added Figure 12. Added Figure 13. Added Figure 14. Updated Ordering Information. Added part numbers CYPD2119-24LQXIT, CYPD2120-24LQXIT, CYPD2121-24LQXIT, CYPD2125-24LQXIT.
*J	5186972	VGT	03/28/2016	Updated temperature ranges in Features. Updated Table 28. Updated Ordering Information.
*K	5303957	VGT	06/13/2016	Added Available Firmware and Software Tools. Updated Figure 8: Per the USB PD3.0 spec, SOP" implementation is no longer valid for passive cables. Updated Figure 9, Figure 10, and Figure 11. Added descriptive notes for the application diagrams. Added References and Links To Applications Collaterals. Updated Ordering Information. Updated Cypress logo and copyright information.
*L	5387677	VGT	08/02/2016	Added CYPD2122-24LQXI part number in Ordering Information.



# Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

**USB Controllers** 

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch

m cypress.com/psoc e PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

PSoC® Solutions

Community | Forums | Blogs | Video | Training

**Cypress Developer Community** 

Technical Support cypress.com/support

cypress.com/usb cypress.com/wireless

© Cypress Semiconductor Corporation 2014-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the aliure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.