# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	ST6
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	LVD, POR, WDT
Number of I/O	9
Program Memory Size	1KB (1K × 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	64 × 8
Voltage - Supply (Vcc/Vdd)	3V ~ 6V
Data Converters	A/D 4x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st62t00cm6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Table of Contents**

	9.1	ST6 ARCHITECTURE	52
	9.2	ADDRESSING MODES	52
	9.3	INSTRUCTION SET	53
10	ELE	CTRICAL CHARACTERISTICS	58
	10.1	PARAMETER CONDITIONS	58
		10.1.1 Minimum and Maximum Values	58
		10.1.2Typical Values	58
		10.1.3 lypical Curves	58
		10.1.5Pin Input Voltage	58
	10.2	ABSOLUTE MAXIMUM RATINGS	59
		10.2.1 Voltage Characteristics	59
		10.2.2Current Characteristics	59
	10.3		59 60
	10.5	10.3.1 General Operating Conditions	60
		10.3.20perating Conditions with Low Voltage Detector (LVD)	61
	10.4	SUPPLY CURRENT CHARACTERISTICS	62
		10.4.1 RUN Modes	62
		10.4.2WAIT Modes	63
		10.4.3STOP Mode	66
		10.4.5On-Chip Peripherals	67
	10.5	CLOCK AND TIMING CHARACTERISTICS	68
		10.5.1 General Timings	68
		10.5.2External Clock Source	68
		10.5.3 Crystal and Ceramic Resonator Oscillators	69 70
		10.5.5Oscillator Safeguard (OSG) and Low Frequency Auxiliary Oscillator (LFAO)	71
	10.6	MEMORY CHARACTERISTICS	72
		10.6.1 RAM and Hardware Registers	72
	40 -	10.6.2EPROM Program Memory	72
	10.7		73
		10.7.1 FUNCTIONAL EMIS	73 74
		10.7.3ESD Pin Protection Strategy	76
	10.8	I/O PORT PIN CHARACTERISTICS	77
		10.8.1 General Characteristics	77
	40.0		78
	10.9		81
		10.9.1 ASYNCHTONOUS RESET PIN	81
	10.1	0 TIMER PERIPHERAL CHARACTERISTICS	83
		10.10.1Watchdog Timer	83
		10.10.28-Bit Timer	83
	10.1	1 8-BIT ADC CHARACTERISTICS	84



### **1 INTRODUCTION**

The ST6200C, 01C and 03C devices are low cost members of the ST62xx 8-bit HCMOS family of microcontrollers, which is targeted at low to medium complexity applications. All ST62xx devices are based on a building block approach: a common core is surrounded by a number of on-chip peripherals.

The ST62E01C is the erasable EPROM version of the ST62T00C, T01 and T03C devices, which may be used during the development phase for the ST62T00C, T01 and T03C target devices, as well as the respective ST6200C, 01C and 03C ROM devices.

OTP and EPROM devices are functionally identical. OTP devices offer all the advantages of user programmability at low cost, which make them the ideal choice in a wide range of applications where frequent code changes, multiple code versions or last minute programmability are required.

The ROM based versions offer the same functionality, selecting the options defined in the programmable option bytes of the OTP/EPROM versions in the ROM option list (See Section 11.6 on page 92).

The ST62P00C, P01C and P03C are the Factory Advanced Service Technique ROM (FASTROM) versions of ST62T00C, T01 and T03C OTP devices.

They offer the same functionality as OTP devices, but they do not have to be programmed by the customer (See Section 11 on page 86).

These compact low-cost devices feature a Timer comprising an 8-bit counter with a 7-bit programmable prescaler, an 8-bit A/D Converter with 4 analog inputs (depending on device, see device summary on page 1) and a Digital Watchdog timer, making them well suited for a wide range of automotive, appliance and industrial applications.

For easy reference, all parametric data are located in Section 10 on page 58.



Figure 1. Block Diagram



#### MEMORY MAP (Cont'd)

#### 3.1.2 Program Space

Program Space comprises the instructions to be executed, the data required for immediate addressing mode instructions, the reserved factory test area and the user vectors. Program Space is addressed via the 12-bit Program Counter register (PC register). Thus, the MCU is capable of addressing 4K bytes of memory directly.

#### 3.1.3 Readout Protection

The Program Memory in in OTP, EPROM or ROM devices can be protected against external readout of memory by setting the Readout Protection bit in the option byte (Section 3.3 on page 15).

In the EPROM parts, Readout Protection option can be desactivated only by U.V. erasure that also results in the whole EPROM context being erased.

**Note:** Once the Readout Protection is activated, it is no longer possible, even for STMicroelectronics, to gain access to the OTP or ROM contents. Returned parts can therefore not be accepted if the Readout Protection bit is set.

#### 3.1.4 Data Space

Data Space accommodates all the data necessary for processing the user program. This space comprises the RAM resource, the processor core and peripheral registers, as well as read-only data such as constants and look-up tables in OTP/ EPROM.

#### 3.1.4.1 Data ROM

All read-only data is physically stored in program memory, which also accommodates the Program Space. The program memory consequently contains the program code to be executed, as well as the constants and look-up tables required by the application.

The Data Space locations in which the different constants and look-up tables are addressed by the processor core may be thought of as a 64-byte window through which it is possible to access the read-only data stored in OTP/EPROM.

#### 3.1.4.2 Data RAM

The data space includes the user RAM area, the accumulator (A), the indirect registers (X), (Y), the short direct registers (V), (W), the I/O port registers, the peripheral data and control registers, the interrupt option register and the Data ROM Window register (DRWR register).

#### 3.1.5 Stack Space

Stack space consists of six 12-bit registers which are used to stack subroutine and interrupt return addresses, as well as the current program counter contents.



# **5 CLOCKS, SUPPLY AND RESET**

#### 5.1 CLOCK SYSTEM

The main oscillator of the MCU can be driven by any of these clock sources:

- external clock signal
- external AT-cut parallel-resonant crystal
- external ceramic resonator
- external RC network (R<sub>NET</sub>).

In addition, an on-chip Low Frequency Auxiliary Oscillator (LFAO) is available as a back-up clock system or to reduce power consumption.

An optional Oscillator Safeguard (OSG) filters spikes from the oscillator lines, and switches to the LFAO backup oscillator in the event of main oscillator failure. It also automatically limits the internal clock frequency ( $f_{\rm INT}$ ) as a function of  $V_{DD}$ , in order to guarantee correct operation. These functions are illustrated in Figure 10, and Figure 11.

Table 5 illustrates various possible oscillator configurations using an external crystal or ceramic resonator, an external clock input, an external resistor ( $R_{NET}$ ), or the lowest cost solution using only the LFAO.

For more details on configuring the clock options, refer to the Option Bytes section of this document.

The internal MCU clock frequency ( $f_{INT}$ ) is divided by 12 to drive the Timer, the Watchdog timer and the A/D converter, by 13 to drive the CPU core and the SPI and by 1 or 3 to drive the ARTIMER, as shown in Figure 9.

With an 8 MHz oscillator, the fastest CPU cycle is therefore  $1.625\mu s$ .

A CPU cycle is the smallest unit of time needed to execute any operation (for instance, to increment the Program Counter). An instruction may require two, four, or five CPU cycles for execution.

47/



#### Figure 9. Clock Circuit Block Diagram

#### 5.4 INTERRUPTS

The ST6 core may be interrupted by four maskable interrupt sources, in addition to a Non Maskable Interrupt (NMI) source. The interrupt processing flowchart is shown in Figure 18.

Maskable interrupts must be enabled by setting the GEN bit in the IOR register. However, even if they are disabled (GEN bit = 0), interrupt events are latched and may be processed as soon as the GEN bit is set.

Each source is associated with a specific Interrupt Vector, located in Program space (see Table 7). In the vector location, the user must write a Jump in-



When an interrupt source generates an interrupt request, the PC register is loaded with the address of the interrupt vector, which then causes a Jump to the relevant interrupt service routine, thus servicing the interrupt.

Interrupt are triggered by events either on external pins, or from the on-chip peripherals. Several events can be ORed on the same interrupt vector. On-chip peripherals have flag registers to determine which event triggered the interrupt.



Figure 17. Interrupts Block Diagram



# 7 I/O PORTS

#### 7.1 INTRODUCTION

Each I/O port contains up to 8 pins. Each pin can be programmed independently as digital input (with or without pull-up and interrupt generation), digital output (open drain, push-pull) or analog input (when available).

The I/O pins can be used in either standard or alternate function mode.

Standard I/O mode is used for:

- Transfer of data through digital inputs and outputs (on specific pins):
- External interrupt generation

Alternate function mode is used for:

Alternate signal input/output for the on-chip peripherals

The generic I/O block diagram is shown in Figure 23.

#### 7.2 FUNCTIONAL DESCRIPTION

Each port is associated with 3 registers located in Data space:

- Data Register (DR)
- Data Direction Register (DDR)
- Option Register (OR)

Each I/O pin may be programmed using the corresponding register bits in the DDR, DR and OR registers: bit x corresponding to pin x of the port. Table 8 illustrates the various port configurations which can be selected by user software.

During MCU initialization, all I/O registers are cleared and the input mode with pull-up and no interrupt generation is selected for all the pins, thus avoiding pin conflicts.

#### 7.2.1 Digital Input Modes

The input configuration is selected by clearing the corresponding DDR register bit.

In this case, reading the DR register returns the digital value applied to the external I/O pin.

Different input modes can be selected by software through the DR and OR registers, see Table 8.

#### **External Interrupt Function**

All input lines can be individually connected by software to the interrupt system by programming the OR and DR registers accordingly. The interrupt trigger modes (falling edge, rising edge and low level) can be configured by software for each port as described in the Interrupt section.

#### 7.2.2 Analog Inputs

Some pins can be configured as analog inputs by programming the OR and DR registers accordingly, see Table 8. These analog inputs are connected to the on-chip 8-bit Analog to Digital Converter.

**Caution:** ONLY ONE pin should be programmed as an analog input at any time, since by selecting more than one input simultaneously their pins will be effectively shorted.

#### 7.2.3 Output Modes

The output configuration is selected by setting the corresponding DDR register bit. In this case, writing to the DR register applies this digital value to the I/O pin through the latch. Then, reading the DR register returns the previously stored value.

Two different output modes can be selected by software through the OR register: push-pull and open-drain.

DR register value and output pin status:

DR	Push-pull	Open-drain
0	V <sub>SS</sub>	V <sub>SS</sub>
1	V <sub>DD</sub>	Floating

**Note:** The open drain setting is not a true open drain. This means it has the same structure as the push-pull setting but the P-buffer is deactivated. To avoid damaging the device, please respect the  $V_{OUT}$  absolute maximum rating described in the Electrical Characteristics section.

#### 7.2.4 Alternate Functions

When an on-chip peripheral is configured to use a pin, the alternate function (timer input/output...) is not systematically selected but has to be configured through the DDR, OR and DR registers. Refer to the chapter describing the peripheral for more details.

57/

#### WATCHDOG TIMER (Cont'd)

These instructions test the C bit and reset the MCU (i.e. disable the Watchdog) if the bit is set (i.e. if the Watchdog is active), thus disabling the Watchdog.

For more information on the use of the watchdog, please read application note AN1015.

**Note:** This note applies only when the watchdog is used as a standard timer. It is recommended to read the counter twice, as it may sometimes return an invalid value if the read is performed while the counter is decremented (counter bits in transient state). To validate the return value, both values read must be equal. The counter decrements every 384  $\mu$ s at 8 MHz f<sub>osc</sub>.

#### 8.1.5 Low Power Modes

Mode	Description
WAIT	No effect on Watchdog.
STOP	Behaviour depends on the EXTCNTL option in the Option bytes:
	1. Watchdog disabled:
	The MCU will enter Stop mode if a STOP instruction is executed.
	2. Watchdog enabled and EXTCNTL option disabled:
	If a STOP instruction is encountered, it is interpreted as a WAIT.
	3. Watchdog and EXTCNTL option enabled:
	If a STOP instruction is encountered when the NMI pin is low, it is interpreted as a WAIT. If, however, the STOP instruction is encountered when the NMI pin is high, the Watchdog counter is frozen and the CPU enters STOP mode.
	When the MCU exits STOP mode (i.e. when an interrupt is generated), the Watchdog resumes its activity.

#### 8.1.6 Interrupts

None.



#### 8.2 8-BIT TIMER

#### 8.2.1 Introduction

The 8-Bit Timer on-chip peripheral is a free running downcounter based on an 8-bit downcounter with a 7-bit programmable prescaler, giving a maximum count of  $2^{15}$ .

#### 8.2.2 Main Features

- Time-out downcounting mode with up to 15-bit accuracy
- Interrupt capability on counter underflow

The timer can be used in WAIT mode to wake up the MCU.



#### Figure 27. Timer Block Diagram

#### 8.3 A/D CONVERTER (ADC)

#### 8.3.1 Introduction

The on-chip Analog to Digital Converter (ADC) peripheral is a 8-bit, successive approximation converter. This peripheral has multiplexed analog input channels (refer to device pin out description) that allow the peripheral to convert the analog voltage levels from different sources.

The result of the conversion is stored in a 8-bit Data Register. The A/D converter is controlled through a Control Register.

#### 8.3.2 Main Features

- 8-bit conversion
- Multiplexed analog input channels
- Linear successive approximation
- Data register (DR) which contains the results
- End of Conversion flag
- On/Off bit (to reduce consumption)
- Typical conversion time 70 µs (with an 8 MHz crystal)

<u>ک</u>ر

The block diagram is shown in Figure 28.



Note: ADC not present on some devices. See device summary on page 1.

#### Figure 28. ADC Block Diagram

#### Opcode Map Summary (Continued)

_		_						'	·		_			·		-				1
	LOW		8		9			A		В		C	•		D		E		F	LOW
н			1000		1001			1010		1011		110	U		1101		1110		1111	н
	0	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	4	LDI	2	JR	2 4	t LD	0
	0000		е	~	abc			е	_	b0,rr		е		_	rr,nn		е		a,(y)	0000
		1	pcr	2		ext	1	pcr	2	b.d	1		pcr	3	imm	1	pr	c 1	ind	
	1	2	JRNZ	4		JP	2	JRNC	4	SEI	2		JRZ	4	DEC	2	JRO	4	LD	1
	0001	4	e	2	abc	ovt	4	e	2	DU,rr	1	е	nor	4	X	4	e		a,rr dir	0001
_		1		2			1		2	DEC	1			1	COM	1	pi ID(			
	2	2		4	ahc	JF	2	JHINC	4	h/ rr	2	<u>م</u>	JHZ	4	2	2		۲ ۲	+ UF	2
	0010	1	nor	2	abc	ext	1	ncr	2	b-1,11 h d	1	0	ncr		a	1	nr	c 1	u,(y)	0010
-		2	JBNZ	4		JP	2	JBNC	4	SET	2		JBZ	4	١D	2	JB(	24	1 CP	
	3	-	e	•	abc	0.	-	e		b4.rr	e		0	· ·	x.a	-	e		a.rr	3
	0011	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	- pr	c 2	2 dir	0011
-		2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	2	RETI	2	JR	2 4	ADD	
	4		е		abc			е		b2,rr		е					е		a,(y)	4
	0100	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	inh	1	pr	c 1	l ind	0100
	-	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	DEC	2	JR	C 4	ADD	_
	5 0101		е		abc			е		b2,rr		е			у		е		a,rr	5 0101
	0101	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	pr	c 2	2 dir	0101
	6	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	2	STOP	2	JR	2 4	INC	e
	0110		е		abc			е		b6,rr		е					е		(y)	0110
		1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	inh	1	pr	c 1	l ind	
	7	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	LD	2	JR		INC	7
	0111		е	~	abc			е	_	b6,rr		е			y,a		е		rr	0111
		1	pcr	2		ext	1	pcr	2	D.d	1		pcr	1	SC	1	pr			
	8	2	JRINZ	4	abo	JP	2	JRINC	4	HEO h1 rr	2	0	JRZ		#	2	JRU	4	+ LD	8
	1000	1	e nor	2	auc	ovt	1	e nor	2	bi,ii bd	1	e	nor		#	1	e nr	. 1	(y),a I ind	1000
-		2	JBNZ	4		JP	2	JBNC	4	SET	2		JBZ	4	DEC	2	JB	2 4	1 10	
	9	2	e	-	abc	01	-	e	-	b1.rr	-	е	0112	-	v	-	e		rr.a	9
	1001	1	- pcr	2		ext	1	- pcr	2	b.d	1	-	pcr	1	sd	1	- pr		2 dir	1001
		2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	4	RCL	2	JR	2 4	AND	
	A 1010		е		abc			е		b5,rr		е			а		е		a,(y)	A 1010
	1010	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	inh	1	pr	c 1	l ind	1010
		2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	LD	2	JR	C 4	AND	
	в 1011		е		abc			е		b5,rr		е			v,a		е		a,rr	1011
		1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1	pr	c 2	2 dir	
	c	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	2	RET	2	JR	2 4	I SUB	<u> </u>
	1100		е		abc			е		b3,rr		е					е		a,(y)	1100
		1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	inh	1	pr	c 1	l ind	
	D	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	DEC	2	JR		1 SUB	D
	1101		е	~	abc			е	_	b3,rr		е			w.		е		a,rr	1101
		1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	SC	1	pr			
	Е	2	JRNZ	4	aba	JP	2	JRNC	4	HES	2	~	JRZ	2	WAII	2	JRU	<sup>4</sup> ار	+ DEC	E
	1110	1	e	2	auc	ovt	1	e nor	2	u/,II hd	1	6	nor	1	inh	1			(V) I ind	1110
-		2	JBNZ	4		JP	2	IBNC	<u>د</u>	SET	2		JB7	4	<u>ם  </u>	2	pi			
	F	2	e	-	abc	01	2	e	-	b7.rr	2	e	5112	-	w.a	2	e	1	rr	F
	1111	1	pcr	2		ext	1	pcr	2	b.d	1	5	pcr	1	sd	1	с pr		 2 dir	1111
															54		201	11.77	24.1	1

#### Abbreviations for Addressing Modes: Legend:

dir Direct sd Short Direct Immediate imm inh Inherent Extended ext b.d Bit Direct Bit Test bt pcr ind Program Counter Relative Indirect

#### #

rr

nn

ee

Indicates Illegal Instructions

- 5-bit Displacement е b
  - 3-bit Address
  - 1-byte Data space address
  - 1-byte immediate data
- abc 12-bit address
  - 8-bit Displacement





## **10 ELECTRICAL CHARACTERISTICS**

#### **10.1 PARAMETER CONDITIONS**

Unless otherwise specified, all voltages are referred to  $\ensuremath{\mathsf{V}_{SS}}$ 

#### 10.1.1 Minimum and Maximum Values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A=25^{\circ}C$  and  $T_A=T_Amax$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$ ).

#### 10.1.2 Typical Values

Unless otherwise specified, typical data are based on T<sub>A</sub>=25°C, V<sub>DD</sub>=5V (for the  $4.5V \pounds_{DD}$ \$.0V voltage range) and V<sub>DD</sub>=3.3V (for the  $3V \pounds_{DD}$ \$.6V voltage range). They are given only as design guidelines and are not tested.

#### 10.1.3 Typical Curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

#### 10.1.4 Loading Capacitor

The loading conditions used for pin parameter measurement is shown in Figure 30.

#### Figure 30. Pin Loading Conditions



#### 10.1.5 Pin Input Voltage

The input voltage measurement on a pin of the device is described in Figure 31.

#### Figure 31. Pin Input Voltage





#### SUPPLY CURRENT CHARACTERISTICS (Cont'd)





Figure 39. Typical  $I_{\text{DD}}$  in WAIT vs  $f_{\text{CPU}}$  and Temperature for OTP devices with option bytes programmed to 00H



57

#### **10.5 CLOCK AND TIMING CHARACTERISTICS**

Subject to general operating conditions for V<sub>DD</sub>, f<sub>OSC</sub>, and T<sub>A</sub>.

#### 10.5.1 General Timings

Symbol	Parameter	Conditions	Min	Typ <sup>1)</sup>	Max	Unit
t <sub>c(INST)</sub>	Instruction evolution		2	4	5	t <sub>CPU</sub>
		f <sub>CPU</sub> =8 MHz	3.25	6.5	8.125	μs
t <sub>v(IT)</sub>	Interrupt reaction time 2)		6		11	t <sub>CPU</sub>
	$t_{v(IT)} = \Delta t_{c(INST)} + 6$	f <sub>CPU</sub> =8 MHz	9.75		17.875	μs

#### 10.5.2 External Clock Source

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>OSCINH</sub>	OSCIN input pin high level voltage	Soo Figuro 42	$0.7 \mathrm{xV}_{\mathrm{DD}}$		V <sub>DD</sub>	V
VOSCINL	OSCIN input pin low level voltage	See Figure 45	V <sub>SS</sub>		$0.3 \mathrm{xV}_{\mathrm{DD}}$	Ň
۱	OSCx Input leakage current	V <sub>SS</sub> ≸∕ <sub>IN</sub> ≸∕ <sub>DD</sub>			± 2	μΑ

#### Notes:

1. Data based on typical application software.

2. Time measured between interrupt event and interrupt vector fetch.  $\Delta t_{c(INST)}$  is the number of  $t_{CPU}$  cycles needed to finish the current instruction execution.

#### Figure 43. Typical Application with an External Clock Source





#### CLOCK AND TIMING CHARACTERISTICS (Cont'd)

#### 10.5.4 RC Oscillator

The ST6 internal clock can be supplied with an external RC oscillator. Depending on the  $R_{NET}$  value, the accuracy of the frequency is about 20%, so it may not be suitable for some applications.

Symbol	Parameter		Conditions	Min	Тур	Max	Unit
		٥٧	R <sub>NET</sub> =22 kΩ	7.2	8.6	10	
		ġ.	R <sub>NET</sub> =47 kΩ	5.1	5.7	6.5	
		DD	R <sub>NET</sub> =100 kΩ	3.2	3.4	3.8	
		₹	R <sub>NET</sub> =220 kΩ	1.8	1.9	2	
face	BC oscillator frequency <sup>1)</sup>	4.5	R <sub>NET</sub> =470 kΩ	0.9	0.95	1.1	MHz
USC		٦°	R <sub>NET</sub> =22 kΩ	3.7	4.3	4.9	1011 12
		9.0	R <sub>NET</sub> =47 kΩ	2.8	3	3.3	
		Ğ	R <sub>NET</sub> =100 kΩ	1.8	1.9	2	
		<i>I</i> ₹	R <sub>NET</sub> =220 kΩ	1	1.1	1.2	
		3	R <sub>NET</sub> =470 kΩ	0.5	0.55	0.6	
R <sub>NET</sub>	RC Oscillator external resistor <sup>2)</sup>		see Figure 46 & Figure 47	22		870	kΩ

Notes:

1. Data based on characterization results, not tested in production. These measurements were done with the OSCin pin unconnected (only soldered on the PCB).

2. R<sub>NET</sub> must have a positive temperature coefficient (ppm/°C), carbon resistors should therefore not be used.

#### Figure 45. Typical Application with RC Oscillator





#### **10.8 I/O PORT PIN CHARACTERISTICS**

#### **10.8.1 General Characteristics**

Subject to general operating conditions for V<sub>DD</sub>, f<sub>OSC</sub>, and T<sub>A</sub> unless otherwise specified.

Symbol	Parameter	Con	Min	<b>Typ</b> <sup>1)</sup>	Max	Unit		
V <sub>IL</sub>	Input low level voltage 2)					$0.3 x V_{DD}$	V	
V <sub>IH</sub>	Input high level voltage <sup>2)</sup>			$0.7 \mathrm{xV}_{\mathrm{DD}}$			v	
V.	Schmitt trigger voltage bysteresis $^{3)}$	V <sub>DD</sub> =5V		200	400		m\/	
♥ hys	Schmitt trigger voltage hysteresis	V <sub>DD</sub> =3.3V		200	400		IIIV	
١L	Input leakage current	V <sub>SS</sub> ≸∕ <sub>IN</sub> ≸∕ <sub>DD</sub> (no pull-up o	) configured)		0.1	1	μA	
Bau	Weak pull-up equivalent resistor 4)	VV	V <sub>DD</sub> =5V	40	110	350	kO	
νPU	weak puil-up equivalent resistor *	VIN-VSS	V <sub>DD</sub> =3.3V	80	230	700	1122	
CIN	I/O input pin capacitance				5	10	pF	
C <sub>OUT</sub>	I/O output pin capacitance				5	10	pF	
t <sub>f(IO)out</sub>	Output high to low level fall time 5)	C <sub>L</sub> =50pF			30			
t <sub>r(IO)out</sub>	Output low to high level rise time <sup>5)</sup>	Between 10	% and 90%		35		115	
t <sub>w(IT)in</sub>	External interrupt pulse time <sup>6)</sup>			1			t <sub>CPU</sub>	

#### Figure 55. Typical $R_{PU}$ vs. $V_{DD}$ with $V_{IN} = V_{SS}$



#### Notes:

57

- 1. Unless otherwise specified, typical data are based on  $T_A=25^{\circ}C$  and  $V_{DD}=5V$ .
- 2. Data based on characterization results, not tested in production.
- 3. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.
- The R<sub>PU</sub> pull-up equivalent resistor is based on a resistive transistor. This data is based on characterization results, not tested in production.
- 5. Data based on characterization results, not tested in production.
- 6. To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external interrupt source.

#### Figure 56. Two typical Applications with unused I/O Pin



#### I/O PORT PIN CHARACTERISTICS (Cont'd)

#### 10.8.2 Output Driving Current

Subject to general operating conditions for V<sub>DD</sub>, f<sub>OSC</sub>, and T<sub>A</sub> unless otherwise specified.

Symbol	Parameter		Conditions	Min	Max	Unit			
			I <sub>IO</sub> =+10μΑ, Τ <sub>Α</sub> ⊴25°C		0.1				
	Output low level voltage for a standard I/O pin		I <sub>IO</sub> =+3mA, T <sub>A</sub> ⊴25°C		0.8				
	(see Figure 57 and Figure 60)		I <sub>IO</sub> =+5mA, T <sub>A</sub> \$5°C		0.8				
			I <sub>IO</sub> =+10mA, T <sub>A</sub> \$5°C		1.2				
Vol. 1)			I <sub>IO</sub> =+10μΑ, Τ <sub>Α</sub> ⊴25°C		0.1	- V			
VOL 1	Output low level voltage for a high sink I/O pin (see Figure 58 and Figure 61)	V <sub>DD</sub> =5V	I <sub>IO</sub> =+7mA, T <sub>A</sub> ⊴25°C		0.8				
			I <sub>IO</sub> =+10mA, T <sub>A</sub> \$5°C		0.8				
			I <sub>IO</sub> =+15mA, T <sub>A</sub> ⊴25°C		1.3				
			I <sub>IO</sub> =+20mA, T <sub>A</sub> \$5°C		1.3				
			I <sub>IO</sub> =+30mA, T <sub>A</sub> \$5°C		2				
			I <sub>IO</sub> =-10μΑ, Τ <sub>Α</sub> ⊴25°C	V <sub>DD</sub> -0.1					
V <sub>OH</sub> 2)	Output high level voltage for an I/O pin (see Figure 59 and Figure 62)		I <sub>IO</sub> =-3mA, T <sub>A</sub> ⊴25°C	V <sub>DD</sub> -1.5					
			I <sub>IO</sub> =-5mA, T <sub>A</sub> \$5°C	V <sub>DD</sub> -1.5					

#### Notes:

- 1. The I<sub>IO</sub> current sunk must always respect the absolute maximum rating specified in Section 10.2.2 and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed  $I_{VSS}$ .
- 2. The I<sub>IO</sub> current source must always respect the absolute maximum rating specified in Section 10.2.2 and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VDD</sub>. True open drain I/O pins does not have V<sub>OH</sub>.



#### Figure 57. Typical V<sub>OL</sub> at V<sub>DD</sub> = 5V (standard)

# Vol [V] at Vdd=5V

Figure 58. Typical V<sub>OL</sub> at V<sub>DD</sub> = 5V (high-sink)



47/

Doc ID 4563 Rev 5

#### **10.9 CONTROL PIN CHARACTERISTICS**

#### 10.9.1 Asynchronous RESET Pin

Subject to general operating conditions for V<sub>DD</sub>, f<sub>OSC</sub>, and T<sub>A</sub> unless otherwise specified.

Symbol	Parameter	Cor	nditions	Min	<b>Typ</b> <sup>1)</sup>	Max	Unit	
V <sub>IL</sub>	Input low level voltage 2)					$0.3 x V_{DD}$	V	
V <sub>IH</sub>	Input high level voltage 2)			$0.7 \mathrm{xV}_{\mathrm{DD}}$			v	
V <sub>hys</sub>	Schmitt trigger voltage hysteresis 3)			200	400		mV	
R <sub>ON</sub>	Weak pull-up equivalent resistor 4)	V <sub>IN</sub> =V <sub>SS</sub>	V <sub>DD</sub> =5V	150	350	900	kΩ	
	weak puil-up equivalent resistor		V <sub>DD</sub> =3.3V	300	730	1900		
P	ESD resistor protection	VV	V <sub>DD</sub> =5V		2.8		kO	
RESD		VIN-VSS	V <sub>DD</sub> =3.3V				K52	
t <sub>w(RSTL)out</sub>	Generated reset pulse duration	External p internal re	oin or eset sources				t <sub>CPU</sub> μs	
t <sub>h(RSTL)in</sub>	External reset pulse hold time 5)						μs	
t <sub>g(RSTL)in</sub>	Filtered glitch duration 6)						ns	

#### Notes:

57/

- 1. Unless otherwise specified, typical data are based on  $T_A=25^{\circ}C$  and  $V_{DD}=5V$ .
- 2. Data based on characterization results, not tested in production.
- 3. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.
- The R<sub>ON</sub> pull-up equivalent resistor is based on a resistive transistor. This data is based on characterization results, not tested in production.
- 5. All short pulse applied on  $\overline{\text{RESET}}$  pin with a duration below  $t_{h(\text{RSTL})in}$  can be ignored.
- 6. The reset network protects the device against parasitic resets, especially in a noisy environment.
- The output of the external reset circuit must have an open-drain output to drive the ST6 reset pad. Otherwise the device can be damaged when the ST6 generates an internal reset (LVD or watchdog).

#### Figure 63. Typical $R_{ON}$ vs $V_{DD}$ with $V_{IN}=V_{SS}$



Symbol	Ratings	Value	Unit
R <sub>thJA</sub>	Package thermal resistance (junction to ambient) DIP16 SO16 SSOP16	90 90 125	°C/W
PD	Power dissipation <sup>1)</sup>	500	mW
T <sub>Jmax</sub>	Maximum junction temperature <sup>2)</sup>	150	°C

#### **11.2 THERMAL CHARACTERISTICS**

#### Notes:

- 1. The power dissipation is obtained from the formula  $P_D = P_{INT} + P_{PORT}$  where  $P_{INT}$  is the chip internal power ( $I_{DD}xV_{DD}$ ) and  $P_{PORT}$  is the port power dissipation determined by the user.
- 2. The average chip-junction temperature can be obtained from the formula  $T_J = T_A + P_D x$  RthJA.



#### **11.3 ECOPACK INFORMATION**

In order to meet environmental requirements, ST offers these devices in different grades of ECO-PACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: www.st.com. ECOPACK<sup>®</sup> is an ST trademark.

# **13 ST6 APPLICATION NOTES**

IDENTIFICATION	DESCRIPTION
MOTOR CONTROL	
AN392	MICROCONTROLLER AND TRIACS ON THE 110/240V MAINS
AN414	CONTROLLING A BRUSH DC MOTOR WITH AN ST6265 MCU
AN416	SENSORLESS MOTOR DRIVE WITH THE ST62 MCU + TRIAC
AN422	IMPROVES UNIVERSAL MOTOR DRIVE
AN863	IMPROVED SENSORLESS CONTROL WITH THE ST62 MCU FOR UNIVERSAL MOTOR
BATTERY MANAGEMENT	
AN417	FROM NICD TO NIMH FAST BATTERY CHARGING
AN433	ULTRA FAST BATTERY CHARGER USING ST6210 MICROCONTROLLER
AN859	AN INTELLIGENT ONE HOUR MULTICHARGER FOR Li-lon, NIMH and NICd BATTERIES
HOME APPLIANCE	
AN674	MICROCONTROLLERS IN HOME APPLIANCES: A SOFT REVOLUTION
AN885	ST62 MICROCONTROLLERS DRIVE HOME APPLIANCE MOTOR TECHNOLOGY
GRAPHICAL DESIGN	
AN676	BATTERY CHARGER USING THE ST6-REALIZER
AN677	PAINLESS MICROCONTROLLER CODE BY GRAPHICAL APPLICATION DESCRIPTION
AN839	ANALOG MULTIPLE KEY DECODING USING THE ST6-REALIZER
AN840	CODED LOCK USING THE ST6-REALIZER
AN841	A CLOCK DESIGN USING THE ST6-REALIZER
AN842	7 SEGMENT DISPLAY DRIVE USING THE ST6-REALIZER
COST REDUCTION	
AN431	USING ST6 ANALOG INPUTS FOR MULTIPLE KEY DECODING
AN594	DIRECT SOFTWARE LCD DRIVE WITH ST621X AND ST626X
AN672	OPTIMIZING THE ST6 A/D CONVERTER ACCURACY
AN673	REDUCING CURRENT CONSUMPTION AT 32KHZ WITH ST62
DESIGN IMPROVEMENTS	
AN420	EXPANDING A/D RESOLUTION OF THE ST6 A/D CONVERTER
AN432	USING ST62XX I/O PORTS SAFELY
AN434	MOVEMENT DETECTOR CONCEPTS FOR NOISY ENVIRONMENTS
AN435	DESIGNING WITH MICROCONTROLLERS IN NOISY ENVIRONMENTS
AN669	SIMPLE RESET CIRCUITS FOR THE ST6
AN670	OSCILLATOR SELECTION FOR ST62
AN671	PREVENTION OF DATA CORRUPTION IN ST6 ON-CHIP EEPROM
AN911	ST6 MICRO IS EMC CHAMPION
AN975	UPGRADING FROM ST625X/6XB TO ST625X/6XC
AN1015	SOFTWARE TECHNIQUES FOR IMPROVING ST6 EMC PERFORMANCE
PERIPHERAL OPERATIONS	
AN590	PWM GENERATION WITH ST62 AUTO-RELOAD TIMER
AN591	INPUT CAPTURE WITH ST62 AUTO-RELOAD TIMER
AN592	PLL GENERATION USING THE ST62 AUTO-RELOAD TIMER
AN593	ST62 IN-CIRCUIT PROGRAMMING
AN678	LCD DRIVING WITH ST6240

