E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ST6
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	LVD, POR, WDT
Number of I/O	9
Program Memory Size	1KB (1K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	64 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	16-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st62t03cm3-tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3 MEMORY MAPS, PROGRAMMING MODES AND OPTION BYTES

3.1 MEMORY AND REGISTER MAPS

3.1.1 Introduction

The MCU operates in three separate memory spaces: Program space, Data space, and Stack space. Operation in these three memory spaces is described in the following paragraphs.

Briefly, Program space contains user program code in OTP and user vectors; Data space contains user data in RAM and in OTP, and Stack space accommodates six levels of stack for subroutine and interrupt service routine nesting.

Figure 3. Memory Addressing Diagram



MEMORY MAP (Cont'd)

3.1.6 Data ROM Window

The Data read-only memory window is located from address 0040h to address 007Fh in Data space. It allows direct reading of 64 consecutive bytes located anywhere in program memory, between address 0000h and 0FFFh.

There are 64 blocks of 64 bytes in a 4K device:

- Block 0 is related to the address range 0000h to 003Fh.
- Block 1 is related to the address range 0040h to 007Fh.

and so on...

All the program memory can therefore be used to store either instructions or read-only data. The Data ROM window can be moved in steps of 64 bytes along the program memory by writing the appropriate code in the Data ROM Window Register (DRWR).

Figure 5. Data ROM Window



3.1.6.1 Data ROM Window Register (DRWR)

The DRWR can be addressed like any RAM location in the Data Space.

This register is used to select the 64-byte block of program memory to be read in the Data ROM window (from address 40h to address 7Fh in Data space). The DRWR register is not cleared on reset, therefore it must be written to before accessing the Data read-only memory window area for the first time.



Reset Value = xxh (undefined)



Bits 7:6 = **Reserved**, must be cleared.

Bit 5:0 = **DRWR[5:0]** *Data read-only memory Window Register Bits.* These are the Data read-only memory Window bits that correspond to the upper bits of the data read-only memory space.

Caution: This register is undefined on reset, it is write-only, therefore do not read it nor access it using Read-Modify-Write instructions (SET, RES, INC and DEC).



3.3 OPTION BYTES

Each device is available for production in user programmable versions (OTP) as well as in factory coded versions (ROM). OTP devices are shipped to customers with a default content (00h), while ROM factory coded parts contain the code supplied by the customer. This implies that OTP devices have to be configured by the customer using the Option Bytes while the ROM devices are factory-configured.

The two option bytes allow the hardware configuration of the microcontroller to be selected.

The option bytes have no address in the memory map and can be accessed only in programming mode (for example using a standard ST6 programming tool).

In masked ROM devices, the option bytes are fixed in hardware by the ROM code (see Section 11.6.2 "ROM VERSION" on page 93). It is therefore impossible to read the option bytes.

The option bytes can be only programmed once. It is not possible to change the selected options after they have been programmed.

In order to reach the power consumption value indicated in Section 10.4, the option byte must be programmed to its default value. Otherwise, an over-consumption will occur.

MSB OPTION BYTE

57

Bits 15:11 = **Reserved**, must be always cleared.

Bit 10 = Reserved, must be always set.

Bit 9 = **EXTCNTL** *External STOP MODE control.* 0: EXTCNTL mode not available. STOP mode is not available with the watchdog active.

1: EXTCNTL mode available. STOP mode is available with the watchdog active by setting NMI pin to one.

Bit 8 = **LVD** Low Voltage Detector on/off.

This option bit enable or disable the Low Voltage Detector (LVD) feature.

- 0: Low Voltage Detector disabled
- 1: Low Voltage Detector enabled.

LSB OPTION BYTE

Bit 7 = **PROTECT** *Readout Protection.*

This option bit enables or disables external access to the internal program memory.

- 0: Program memory not read-out protected
- 1: Program memory read-out protected

Bit 6 = **OSC** Oscillator selection.

This option bit selects the main oscillator type.

- 0: Quartz crystal, ceramic resonator or external clock
- 1: RC network

Bit 5 = **Reserved**, must be always cleared.

Bit 4 = **Reserved**, must be always set.

Bit 3 = **NMI PULL** *NMI Pull-Up* on/off. This option bit enables or disables the internal pullup on the NMI pin. 0: Pull-up disabled 1: Pull-up enabled

Bit 2 = Reserved, must be always set.

Bit 1 = WDACT Hardware or software watchdog.
This option bit selects the watchdog type.
0: Software (watchdog to be enabled by software)
1: Hardware (watchdog always enabled)

Bit 0 = OSGEN Oscillator Safeguard on/off.

This option bit enables or disables the oscillator Safeguard (OSG) feature.

0: Oscillator Safeguard disabled

1: Oscillator Safeguard enabled

ĺ	MSB OPTION BYTE									LS	B OP		YTE			
	15	15 8							7							0
	Reserved EXT CTL LV					LVD	PRO- TECT	osc	Res.	Res.	NMI PULL	Res.	WD ACT	OSG EN		
Default Value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

CPU REGISTERS (Cont'd)

The 12-bit length allows the direct addressing of 4096 bytes in Program Space.

However, if the program space contains more than 4096 bytes, the additional memory in program space can be addressed by using the Program ROM Page register.

The PC value is incremented after reading the address of the current instruction. To execute relative jumps, the PC and the offset are shifted through the ALU, where they are added; the result is then shifted back into the PC. The program counter can be changed in the following ways:

 – JP (Jump) instruction 	PC = Jump address
---	-------------------

- CALL instruction
 PC = Call address
- Relative Branch InstructionPC = PC +/- offset
- Interrupt
 PC = Interrupt vector

 Reset
 PC = Reset vector
- RET & RETI instructions
 PC = Pop (stack)
 Normal instruction
 PC = PC + 1

Flags (C, Z). The ST6 CPU includes three pairs of flags (Carry and Zero), each pair being associated with one of the three normal modes of operation: Normal mode, Interrupt mode and Non Maskable Interrupt mode. Each pair consists of a CARRY flag and a ZERO flag. One pair (CN, ZN) is used during Normal operation, another pair is used during Interrupt mode (CI, ZI), and a third pair is used in the Non Maskable Interrupt mode (CNMI, ZN-MI).

The ST6 CPU uses the pair of flags associated with the current mode: as soon as an interrupt (or a Non Maskable Interrupt) is generated, the ST6 CPU uses the Interrupt flags (or the NMI flags) instead of the Normal flags. When the RETI instruction is executed, the previously used set of flags is restored. It should be noted that each flag set can only be addressed in its own context (Non Maskable Interrupt, Normal Interrupt or Main routine). The flags are not cleared during context switching and thus retain their status.

C : Carry flag.

This bit is set when a carry or a borrow occurs during arithmetic operations; otherwise it is cleared. The Carry flag is also set to the value of the bit tested in a bit test instruction; it also participates in the rotate left instruction.

0: No carry has occured

1: A carry has occured

Z : Zero flag

This flag is set if the result of the last arithmetic or logical operation was equal to zero; otherwise it is cleared.

- 0: The result of the last operation is different from zero
- 1: The result of the last operation is zero

Switching between the three sets of flags is performed automatically when an NMI, an interrupt or a RETI instruction occurs. As NMI mode is automatically selected after the reset of the MCU, the ST6 core uses the NMI flags first.

Stack. The ST6 CPU includes a true LIFO (Last In First Out) hardware stack which eliminates the need for a stack pointer. The stack consists of six separate 12-bit RAM locations that do not belong to the data space RAM area. When a subroutine call (or interrupt request) occurs, the contents of each level are shifted into the next level down, while the content of the PC is shifted into the first level (the original contents of the sixth stack level are lost). When a subroutine or interrupt return occurs (RET or RETI instructions), the first level register is shifted back into the previous level.

Figure 8. Stack manipulation



Since the accumulator, in common with all other data space registers, is not stored in this stack, management of these registers should be performed within the subroutine.

Caution: The stack will remain in its "deepest" position if more than 6 nested calls or interrupts are executed, and consequently the last return address will be lost.

It will also remain in its highest position if the stack is empty and a RET or RETI is executed. In this case the next instruction will be executed.



RESET (Cont'd)

5.3.4 Watchdog Reset

The MCU provides a Watchdog timer function in order to be able to recover from software hangups. If the Watchdog register is not refreshed before an end-of-count condition is reached, a Watchdog reset is generated.

After a Watchdog reset, the MCU restarts in the same way as if a Reset was generated by the $\overline{\text{RE-SET}}$ pin.

Note: When a watchdog reset occurs, the **RESET** pin is tied low for very short time period, to flag the reset phase. This time is not long enough to reset external circuits.

For more details refer to the Watchdog Timer chapter.

5.3.5 LVD Reset

Two different RESET sequences caused by the internal LVD circuitry can be distinguished:

- Power-On RESET
- Voltage Drop RESET

During an LVD reset, the $\overline{\text{RESET}}$ pin is pulled low when $V_{DD} < V_{T+}$ (rising edge) or $V_{DD} < V_{T-}$ (falling edge).

For more details, refer to the LVD chapter.

<u>Caution</u>: Do not externally connect directly the RESET pin to V_{DD} , this may cause damage to the component in case of internal RESET (Watchdog or LVD).

Figure 15. Simple External Reset Circuitry



Figure 16. Reset Processing



5.10 INTERRUPT HANDLING PROCEDURE

The interrupt procedure is very similar to a call procedure, in fact the user can consider the interrupt as an asynchronous call procedure. As this is an asynchronous event, the user cannot know the context and the time at which it occurred. As a result, the user should save all Data space registers which may be used within the interrupt routines. The following list summarizes the interrupt procedure:

When an interrupt request occurs, the following actions are performed by the MCU automatically:

- The core switches from the normal flags to the interrupt flags (or the NMI flags).
- The PC contents are stored in the top level of the stack.
- The normal interrupt lines are inhibited (NMI still active).
- The internal latch (if any) is cleared.
- The associated interrupt vector is loaded in the PC.

When an interrupt request occurs, the following actions must be performed by the user software:

- User selected registers have to be saved within the interrupt service routine (normally on a software stack).
- The source of the interrupt must be determined by polling the interrupt flags (if more than one source is associated with the same vector).
- The RETI (RETurn from Interrupt) instruction must end the interrupt service routine.

After the RETI instruction is executed, the MCU returns to the main routine.

Caution: When a maskable interrupt occurs while the ST6 core is in NORMAL mode and during the execution of an "Idi IOR, 00h" instruction (disabling all maskable interrupts): if the interrupt request occurs during the first 3 cycles of the "Idi" instruction (which is a 4-cycle instruction) the core will switch to interrupt mode BUT the flags CN and ZN will NOT switch to the interrupt pair CI and ZI.

5.10.1 Interrupt Response Time

 ∇

This is defined as the time between the moment when the Program Counter is loaded with the interrupt vector and when the program has jump to the interrupt subroutine and is ready to execute the code. It depends on when the interrupt occurs while the core is processing an instruction.



Table 6. Interrupt Response Time

Minimum	6 CPU cycles
Maximum	11 CPU cycles

One CPU cycle is 13 external clock cycles thus 11 CPU cycles = $11 \times (13 / 8M) = 17.875 \mu s$ with an 8 MHz external quartz.





6 POWER SAVING MODES

6.1 INTRODUCTION

To give a large measure of flexibility to the application in terms of power consumption, two main power saving modes are implemented in the ST6 (see Figure 19).

In addition, the Low Frequency Auxiliary Oscillator (LFAO) can be used instead of the main oscillator to reduce power consumption in RUN and WAIT modes.

After a RESET the normal operating mode is selected by default (RUN mode). This mode drives the device (CPU and embedded peripherals) by means of a master clock which is based on the main oscillator frequency.

From Run mode, the different power saving modes may be selected by calling the specific ST6 software instruction or for the LFAO by setting the relevant register bit. For more information on the LFAO, please refer to the Clock chapter.

Figure 19. Power Saving Mode Transitions





I/O PORTS (Cont'd) Table 9. I/O Port Option Selections

		MODE		AVAILABLE ON ⁽¹⁾	SCHEMATIC			
		Input		PA1-PA3 PB0, PB1, PB3,				
	DDRx 0	ORx 0	DRx 1	PB5-PB7				
al Input	F	Reset sta Input vith pull u	te Jp	PA1-PA3 PB0. PB1. PB3.				
Digita	DDRx 0	ORx 0	DRx 0	PB5-PB7	Data in			
	w	Input vith pull u ith interr	upt	PA1-PA3 PB0, PB1, PB3,				
	DDRx 0	ORx 1	DRx 0	PB5-PB7				
og Input	А	nalog Inj	out	PB3, PB5-PB7 (Except on				
Anal	DDRx 0	ORx 1	DRx 1	ST6203C)				
	Open d	rain outp	ut (5mA)	PB0, PB1, PB3, PB5-PB7	P-buffer disconnected			
	Open dr	ain outpu	it (20 mA)	PA1-PA3	Data out			
output	DDRx 1	ORx 0	DRx 0/1					
Digital	Push-p	oull outpu	ıt (5mA)	PB0, PB1, PB3, PB5-PB7				
	Push-p	ull output	(20 mA)	PA1-PA3	Data out			
	DDRx 1	ORx 1	DRx 0/1					





8-BIT TIMER (Cont'd)

8.2.6 Register Description

PRESCALER COUNTER REGISTER (PSCR)

Address: 0D2h - Read/Write Reset Value: 0111 1111 (7Fh)

_	

0

| PSCR |
|------|------|------|------|------|------|------|------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Bit 7 = **PSCR7:** Not used, always read as "0". Bits 6:0 = **PSCR[6:0]** *Prescaler LSB.*

TIMER COUNTER REGISTER (TCR)

Address: 0D3h - Read / Write Reset Value: 1111 1111 (FFh)

7							0
TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0

Bits 7:0 = **TCR[7:0]** *Timer counter bits.*

TIMER STATUS CONTROL REGISTER (TSCR)

Address: 0D4h - Read/Write

Reset Value: 0000 0000 (00h)

7							0
TMZ	ETI	TSCR5	TSCR4	PSI	PS2	PS1	PS0

Bit 7 = **TMZ** *Timer Zero bit.*

A low-to-high transition indicates that the timer count register has underflowed. It means that the TCR value has changed from 00h to FFh. This bit must be cleared by user software.

0: Counter has not underflowed

1: Counter underflow occurred

 ∇

Table 13. 8-Bit Timer Register Map and Reset Values

Bit 6 = **ETI** Enable Timer Interrupt. When set, enables the timer interrupt request. If ETI=0 the timer interrupt is disabled. If ETI=1 and TMZ=1 an interrupt request is generated. 0: Interrupt disabled (reset state) 1: Interrupt enabled

Bit 5 = TSCR5 Reserved, must be set.

Bit 4 = TSCR4 Reserved, must be cleared.

Bit 3 = PSI: Prescaler Initialize bit.

Used to initialize the prescaler and inhibit its counting. When PSI="0" the prescaler is set to 7Fh and the counter is inhibited. When PSI="1" the prescaler is enabled to count downwards. As long as PSE="1" both counter and prescaler are not running

0: Counting disabled

1: Counting enabled

Bits 1:0 = **PS[2:0]** *Prescaler Mux. Select.*

These bits select the division ratio of the prescaler register.

Table 12. Prescaler Division Factors

PS2	PS1	PS0	Divided by
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0D2h	PSCR	PSCR7	PSCR6	PSCR5	PSCR4	PSCR3	PSCR2	PSCR1	PSCR0
	Reset Value	0	1	1	1	1	1	1	1
0D3h	TCR	TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0
	Reset Value	1	1	1	1	1	1	1	1
0D4h	TSCR	TMZ	ETI	TSCR5	TSCR4	PSI	PS2	PS1	PS0
	Reset Value	0	0	0	0	0	0	0	0

A/D CONVERTER (Cont'd)

8.3.3 Functional Description

8.3.3.1 Analog Power Supply

The high and low level reference voltage pins are internally connected to the V_{DD} and V_{SS} pins.

Conversion accuracy may therefore be impacted by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines.

8.3.3.2 Digital A/D Conversion Result

The conversion is monotonic, meaning that the result never decreases if the analog input does not and never increases if the analog input does not.

If the input voltage (V_{AIN}) is greater than or equal to V_{DDA} (high-level voltage reference) then the conversion result in the DR register is FFh (full scale) without overflow indication.

If input voltage (V_{AIN}) is lower than or equal to V_{SSA} (low-level voltage reference) then the conversion result in the DR register is 00h.

The A/D converter is linear and the digital result of the conversion is stored in the ADR register. The accuracy of the conversion is described in the parametric section.

R_{AIN} is the maximum recommended impedance for an analog input signal. If the impedance is too high, this will result in a loss of accuracy due to leakage and sampling not being completed in the allocated time. Refer to the electrical characteristics chapter for more details.

With an oscillator clock frequency less than 1.2MHz, conversion accuracy is decreased.

8.3.3.3 Analog Input Selection

57/

Selection of the input pin is done by configuring the related I/O line as an analog input via the Data Direction, Option and Data registers (refer to I/O ports description for additional information).

Caution: Only one I/O line must be configured as an analog input at any time. The user must avoid any situation in which more than one I/O pin is selected as an analog input simultaneously, because they will be shorted internally.

8.3.3.4 Software Procedure

Refer to the Control register (ADCR) and Data register (ADR) in Section 8.3.7 for the bit definitions.

Analog Input Configuration

The analog input must be configured through the Port Control registers (DDRx, ORx and DRx). Refer to the I/O port chapter.

ADC Configuration

In the ADCR register:

- Reset the PDS bit to power on the ADC. This bit must be set at least one instruction before the beginning of the conversion to allow stabilisation of the A/D converter.
- Set the EAI bit to enable the ADC interrupt if needed.

ADC Conversion

In the ADCR register:

 Set the STA bit to start a conversion. This automatically clears (resets to "0") the End Of Conversion Bit (EOC).

When a conversion is complete

- The EOC bit is set by hardware to flag that conversion is complete and that the data in the ADC data conversion register is valid.
- An interrupt is generated if the EAI bit was set

Setting the STA bit will start a new count and will clear the EOC bit (thus clearing the interrupt condition)

Note:

Setting the STA bit must be done by a different instruction from the instruction that powers-on the ADC (setting the PDS bit) in order to make sure the voltage to be converted is present on the pin.

Each conversion has to be separately initiated by writing to the STA bit.

The STA bit is continuously scanned so that, if the user sets it to "1" while a previous conversion is in progress, a new conversion is started before completing the previous one. The start bit (STA) is a write only bit, any attempt to read it will show a logical "0".

INSTRUCTION SET (Cont'd)

Arithmetic and Logic. These instructions are used to perform arithmetic calculations and logic operations. In AND, ADD, CP, SUB instructions one operand is always the accumulator while, depending on the addressing mode, the other can be either a data space memory location or an imme-diate value. In CLR, DEC, INC instructions the op-erand can be any of the 256 data space address-es. In COM, RLC, SLA the operand is always the accumulator.

Table 16. Arithmetic & Logic Instructions

Instruction	Addressing Mode	Bytes	Cycles	Flags		
monuction	Addressing mode	Dytes	Cycles	Z	С	
ADD A, (X)	Indirect	1	4	Δ	Δ	
ADD A, (Y)	Indirect	1	4	Δ	Δ	
ADD A, rr	Direct	2	4	Δ	Δ	
ADDI A, #N	Immediate	2	4	Δ	Δ	
AND A, (X)	Indirect	1	4	Δ	Δ	
AND A, (Y)	Indirect	1	4	Δ	Δ	
AND A, rr	Direct	2	4	Δ	Δ	
ANDI A, #N	Immediate	2	4	Δ	Δ	
CLR A	Short Direct	2	4	Δ	Δ	
CLR r	Direct	3	4	*	*	
COM A	Inherent	1	4	Δ	Δ	
CP A, (X)	Indirect	1	4	Δ	Δ	
CP A, (Y)	Indirect	1	4	Δ	Δ	
CP A, rr	Direct	2	4	Δ	Δ	
CPI A, #N	Immediate	2	4	Δ	Δ	
DEC X	Short Direct	1	4	Δ	*	
DEC Y	Short Direct	1	4	Δ	*	
DEC V	Short Direct	1	4	Δ	*	
DEC W	Short Direct	1	4	Δ	*	
DEC A	Direct	2	4	Δ	*	
DEC rr	Direct	2	4	Δ	*	
DEC (X)	Indirect	1	4	Δ	*	
DEC (Y)	Indirect	1	4	Δ	*	
INC X	Short Direct	1	4	Δ	*	
INC Y	Short Direct	1	4	Δ	*	
INC V	Short Direct	1	4	Δ	*	
INC W	Short Direct	1	4	Δ	*	
INC A	Direct	2	4	Δ	*	
INC rr	Direct	2	4	Δ	*	
INC (X)	Indirect	1	4	Δ	*	
INC (Y)	Indirect	1	4	Δ	*	
RLC A	Inherent	1	4	Δ	Δ	
SLA A	Inherent	2	4	Δ	Δ	
SUB A, (X)	Indirect	1	4	Δ	Δ	
SUB A, (Y)	Indirect	1	4	Δ	Δ	
SUB A, rr	Direct	2	4	Δ	Δ	
SUBLA, #N	Immediate	2	4	Λ	Δ	

Notes:

X,Y Index Registers V, W Short Direct Registers

Affected Λ

Immediate data (stored in ROM memory)

Not Affected

rr Data space register



INSTRUCTION SET (Cont'd)

Conditional Branch. Branch instructions perform a branch in the program when the selected condition is met.

Bit Manipulation Instructions. These instructions can handle any bit in Data space memory. One group either sets or clears. The other group (see Conditional Branch) performs the bit test branch operations.

Table 17. Conditional Branch Instructions

Control Instructions. Control instructions control microcontroller operations during program execution.

Jump and Call. These two instructions are used to perform long (12-bit) jumps or subroutine calls to any location in the whole program space.

Instruction	Branch If	Butos	Cyclos	Flags		
	Branch	Dytes	Cycles	Z	С	
JRC e	C = 1	1	2	*	*	
JRNC e	C = 0	1	2	*	*	
JRZ e	Z = 1	1	2	*	*	
JRNZ e	Z = 0	1	2	*	*	
JRR b, rr, ee	Bit = 0	3	5	*	Δ	
JRS b, rr, ee	Bit = 1	3	5	*	Δ	

Notes:

3-bit address b

5 bit signed displacement in the range -15 to +16 е

ee 8 bit signed displacement in the range -126 to +129

Table 18. Bit Manipulation Instructions

Instruction	Addressing Mode	Bytes	Cycles	Flags		
				Z	С	
SET b,rr	Bit Direct	2	4	*	*	
RES b,rr	Bit Direct	2	4	*	*	

rr

Δ

Notes:

b 3-bit address

Data space register rr

Bit Manipulation Instructions should not be used on Port Data Registers and any registers with read only and/or write only bits (see I/O port chapter)

Table 19. Control Instructions

Instruction	Addressing Mode	Bytes	Cyclos	Flags		
			Cycles	Z	С	
NOP	Inherent	1	2	*	*	
RET	Inherent	1	2	*	*	
RETI	Inherent	1	2	Δ	Δ	
STOP (1)	Inherent	1	2	*	*	
WAIT	Inherent	1	2	*	*	

Notes:

This instruction is deactivated and a WAIT is automatically executed instead of a STOP if the watchdog function is selected. 1 Affected *Not Affected Λ

Table 20. Jump & Call Instructions

Instruction	Addressing Mode	Bytes	Cycles	Flags		
		Bytes		Z	С	
CALL abc	Extended	2	4	*	*	
JP abc	Extended	2	4	*	*	

Notes:

abc 12-bit address

Not Affected



Data space register

Not Affected

Affected. The tested bit is shifted into carry.

Not Affected

OPERATING CONDITIONS (Cont'd)

10.3.2 Operating Conditions with Low Voltage Detector (LVD)

Subject to general operating conditions for V_{DD} , f_{OSC} , and T_A .

Symbol	Parameter	Conditions	Min	Typ ¹⁾	Max	Unit
V _{IT+}	Reset release threshold (V _{DD} rise)		3.9	4.1	4.3	V
V _{IT-}	Reset generation threshold (V _{DD} fall)		3.6	3.8	4	v
V _{hys}	LVD voltage threshold hysteresis	V _{IT+} -V _{IT-}	50	300	700	mV
Vt _{POR}	V _{DD} rise time rate ²⁾					mV/s
t _{g(VDD)}	Filtered glitch delay on V _{DD} 3)	Not detected by the LVD		30		ns

Notes:

1. LVD typical data are based on $T_A=25^{\circ}C$. They are given only as design guidelines and are not tested.

The minimum V_{DD} rise time rate is needed to insure a correct device power-on and LVD reset. Not tested in production.
 Data based on characterization results, not tested in production.

Figure 33. LVD Threshold Versus V_{DD} and f_{OSC}³⁾



Figure 34. Typical LVD Thresholds Versus Temperature for OTP devices



Figure 35. Typical LVD thresholds vs. Temperature for ROM devices





SUPPLY CURRENT CHARACTERISTICS (Cont'd)





Figure 39. Typical I_{DD} in WAIT vs f_{CPU} and Temperature for OTP devices with option bytes programmed to 00H



57

CLOCK AND TIMING CHARACTERISTICS (Cont'd)

Figure 46. Typical RC Oscillator frequency vs. V_{DD}



Figure 47. Typical RC Oscillator frequency vs. Temperature ($V_{DD} = 5V$)



10.5.5 Oscillator Safeguard (OSG) and Low Frequency Auxiliary Oscillator (LFAO)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f	Low Frequency Auxiliary Oscillator	T _A =25° C, V _{DD} =5.0 V	200	350	800	レ니ㅋ	
^I LFAO	Frequency ¹⁾	T _A =25° C, V _{DD} =3.3 V	86	150	340	KI IZ	
f	Internal Frequency with OSG ena-	T _A =25° C, V _{DD} =4.5 V	4			MU-	
TOSG	bled	T _A =25° C, V _{DD} =3.3 V	2				

Figure 48. Typical LFAO Frequencies



Note:

57

1. Data based on characterization results.

EMC CHARACTERISTICS (Cont'd)

10.7.2.2 Static and Dynamic Latch-Up

- LU: 3 complementary static tests are required on 10 parts to assess the latch-up performance. A supply overvoltage (applied to each power supply pin), a current injection (applied to each input, output and configurable I/O pin) and a power supply switch sequence are performed on each sample. This test conforms to the EIA/ JESD 78 IC latch-up standard. For more details, refer to the AN1181 application note.
- DLU: Electro-Static Discharges (one positive then one negative test) are applied to each pin of 3 samples when the micro is running to assess the latch-up performance in dynamic mode. Power supplies are set to the typical values, the oscillator is connected as near as possible to the pins of the micro and the component is put in reset mode. This test conforms to the IEC1000-4-2 and SAEJ1752/3 standards and is described in Figure 52. For more details, refer to the AN1181 application note.

Electrical Sensitivities

Symbol	Parameter	Conditions	Class ¹⁾
LU	Static latch-up class	T _A =+25°C T _A =+85°C	A A
DLU	Dynamic latch-up class	$V_{DD}=5V$, $f_{OSC}=4MHz$, $T_A=+25^{\circ}C$	A

Notes:

57

- Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to Class A it exceeds the JEDEC standard. B Class strictly covers all the JEDEC criteria (international standard).
- 2. Schaffner NSG435 with a pointed test finger.

Figure 52. Simplified Diagram of the ESD Generator for DLU



I/O PORT PIN CHARACTERISTICS (Cont'd)

10.8.2 Output Driving Current

Subject to general operating conditions for V_{DD}, f_{OSC}, and T_A unless otherwise specified.

Symbol	Parameter		Conditions	Min	Max	Unit
			I _{IO} =+10μΑ, Τ _Α ⊴25°C		0.1	
	Output low level voltage for a standard I/O pin		I _{IO} =+3mA, T _A ⊴25°C		0.8	
	(see Figure 57 and Figure 60)		I _{IO} =+5mA, T _A \$5°C		0.8	
			I _{IO} =+10mA, T _A \$5°C		1.2	
V _{OL} ¹⁾	Output low level voltage for a high sink I/O pin (see Figure 58 and Figure 61)		I _{IO} =+10μΑ, Τ _Α ⊴25°C		0.1	v
		V _{DD} =5V	I _{IO} =+7mA, T _A ⊴25°C		0.8	
			I _{IO} =+10mA, T _A \$5°C		0.8	
			I _{IO} =+15mA, T _A ⊴25°C		1.3	
			I _{IO} =+20mA, T _A \$5°C		1.3	
			I _{IO} =+30mA, T _A \$5°C		2	
V _{OH} ²⁾			I _{IO} =-10μΑ, Τ _Α ⊴25°C	V _{DD} -0.1		
	Output high level voltage for an I/O pin (see Figure 59 and Figure 62)		I _{IO} =-3mA, T _A ⊴25°C	V _{DD} -1.5		
			I _{IO} =-5mA, T _A \$5°C	V _{DD} -1.5		

Notes:

- 1. The I_{IO} current sunk must always respect the absolute maximum rating specified in Section 10.2.2 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS} .
- 2. The I_{IO} current source must always respect the absolute maximum rating specified in Section 10.2.2 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD}. True open drain I/O pins does not have V_{OH}.



Figure 57. Typical V_{OL} at V_{DD} = 5V (standard)

Vol [V] at Vdd=5V

Figure 58. Typical V_{OL} at V_{DD} = 5V (high-sink)



47/

Doc ID 4563 Rev 5

11.4 PACKAGE/SOCKET FOOTPRINT PROPOSAL

Table 21. Suggested List of DIP16 Socket Types

Package / Probe		Adaptor / Socket Reference	Same Footprint	Socket Type
DIP16	TEXTOOL	216-33-40	Х	Textool

Table 22. Suggested List of SO16 Socket Types

Package / Probe	Adaptor / Socket Reference	Same Footprint	Socket Type
SO16	ENPLAS OTS-16-1.27-04		Open Top
3016	YAMAICHI IC51-347.KS-7704		Clamshell
EMU PROBE	Adapter from SO16 to DIP16 footprint (delivered with emulator)	х	SMD to DIP
Programming Adapter	Logical Systems PA16SO1-08H-6	х	Open Top

Table 23. Suggested List of SSOP16 Socket Types

Package / Probe	Adaptor / Socket Reference	Same Footprint	Socket Type
SSOP16	ENPLAS OTS-16-0.65-01		Open Top
EMU PROBE	Adapter from SSOP16 to DIP16 footprint (sales type: ST626X-P/SSOP16)	х	SMD to DIP
Programming Adapter	Logical Systems PA16SS-OT-6	х	Open Top



11.5 ORDERING INFORMATION

The following section deals with the procedure for transfer of customer codes to STMicroelectronics and also details the ST6 factory coded device type.

For a list of available options (e.g. memory size, package) and orderable part numbers or for further information on any aspect of this device, please go to www.st.com or contact the ST Sales Office nearest to you.







14 SUMMARY OF CHANGES

Description of the changes between the current release of the specification and the previous one.

Revision	Main Changes	Date
3.3	Removed references to 32768 clock cycle delay in Section 5 and in Section 6 Changed note 2 in Section 10.6.2 on page 72: added text on data retention and program- mability.	October 2003
	Updated device summary on page 1	
4	Replaced soldering information by $ECOPACK^{ extsf{B}}$ information in Section 11.3 on page 89	January 2009
	Updated disclaimer on last page	
5	Added note 5 to Section 10.2.2 on page 59	October 2009

15 TO GET MORE INFORMATION

To get the latest information on this product please use the STMicroelectronics web server.

→ http://www.st.com/

