



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	51
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f64j11-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





	in Nama	Pin Number	Pin Buffer	Buffer	Description			
PI	in Name	TQFP	Туре	Туре	Description			
					PORTH is a bidirectional I/O port.			
RH0/A16 RH0 A16		79	I/O I/O	ST TTL	Digital I/O. External memory address/data 16.			
RH1/A17 RH1 A17		80	I/O I/O	ST TTL	Digital I/O. External memory address/data 17.			
RH2/A18 RH2 A18		1	I/O I/O	ST TTL	Digital I/O. External memory address/data 18.			
RH3/A19 RH3 A19		2	I/O I/O	ST TTL	Digital I/O. External memory address/data 19.			
RH4		22	I/O	ST	Digital I/O.			
RH5		21	I/O	ST	Digital I/O.			
RH6		20	I/O	ST	Digital I/O.			
RH7		19	I/O	ST	Digital I/O.			
Legend:	TTL = TTL cc ST = Schmit I = Input P = Power $I^2CIM = I^2C/SM$	ompatible input t Trigger input	with C	MOS leve	CMOS = CMOS compatible input or output Is Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)			

# TABLE 1-4: PIC18F8XJ11 PINOUT I/O DESCRIPTIONS (CONTINUED)

**Note 1:** Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared (80-pin devices, Extended Microcontroller mode only).

**2:** Default assignment for CCP2 when the CCP2MX Configuration bit is set.

**3:** Alternate assignment for CCP2 when the CCP2MX Configuration bit is cleared.

# 2.2 Power Supply Pins

#### 2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1  $\mu$ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device, with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1  $\mu$ F in parallel with 0.001  $\mu$ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

### 2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits, including microcontrollers, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7  $\mu$ F to 47  $\mu$ F.

# 2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: Device Reset, and Device Programming and Debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the  $\overline{\text{MCLR}}$  pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the  $\overline{\text{MCLR}}$  pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the  $\overline{\text{MCLR}}$  pin should be placed within 0.25 inch (6 mm) of the pin.

#### FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



VIH and VIL specifications are met.

#### 6.1.6.4 Stack Full and Underflow Resets

Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit in Configuration Register 1L. When STVREN is set, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

#### 6.1.7 FAST REGISTER STACK

A Fast Register Stack is provided for the STATUS, WREG and BSR registers to provide a "fast return" option for interrupts. This stack is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the Stack registers. The values in the registers are then loaded back into the working registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high-priority interrupts are enabled, the Stack registers cannot be used reliably to return from low-priority interrupts. If a high-priority interrupt occurs while servicing a low-priority interrupt, the Stack register values stored by the low-priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low-priority interrupt.

If interrupt priority is not used, all interrupts may use the Fast Register Stack for returns from interrupt. If no interrupts are used, the Fast Register Stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the Fast Register Stack.

Example 6-1 shows a source code example that uses the Fast Register Stack during a subroutine call and return.

#### EXAMPLE 6-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1, FAST • •	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
SUB1 •	
RETURN FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

#### 6.1.8 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

#### 6.1.8.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 6-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

#### EXAMPLE 6-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVF	OFFSET, W
	CALL	TABLE
ORG	nn00h	
TABLE	ADDWF	PCL
	RETLW	nnh
	RETLW	nnh
	RETLW	nnh

#### 6.1.8.2 Table Reads

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word while programming. The Table Pointer (TBLPTR) specifies the byte address and the Table Latch (TABLAT) contains the data that is read from the program memory. Data is transferred from program memory one byte at a time.

Table read operation is discussed further in **Section 7.1 "Table Reads and Table Writes**".

## 6.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on its stored value. They are:

- POSTDEC: accesses the FSR value, then automatically decrements it by '1' afterwards
- POSTINC: accesses the FSR value, then automatically increments it by '1' afterwards
- PREINC: increments the FSR value by '1', then uses it in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation

In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value offset by the value in the W register; neither value is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers.

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).

The PLUSW register can be used to implement a form of Indexed Addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

## 6.4.3.3 Operations by FSRs on FSRs

Indirect Addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contain FE7h, the address of INDF1. Attempts to read the value of the INDF1, using INDF0 as an operand, will return 00h. Attempts to write to INDF1, using INDF0 as the operand, will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses Indirect Addressing.

Similarly, operations by Indirect Addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

## 6.5 Program Memory and the Extended Instruction Set

The operation of program memory is unaffected by the use of the extended instruction set.

Enabling the extended instruction set adds five additional two-word commands to the existing PIC18 instruction set: ADDFSR, CALLW, MOVSF, MOVSS and SUBFSR. These instructions are executed as described in Section 6.2.4 "Two-Word Instructions".

## 7.2.2 TABLE LATCH REGISTER (TABLAT)

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

#### 7.2.3 TABLE POINTER REGISTER (TBLPTR)

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the device ID, the user ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 7-1. These operations on the TBLPTR only affect the low-order 21 bits.

## 7.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the seven LSbs of the Table Pointer register (TBLPTR<6:0>) determine which of the 64 program memory holding registers is written to. When the timed write to program memory begins (via the WR bit), the 12 MSbs of the TBLPTR (TBLPTR<21:10>) determine which program memory block of 1024 bytes is written to. For more detail, see **Section 7.5 "Writing to Flash Program Memory"**.

When an erase of program memory is executed, the 12 MSbs of the Table Pointer register point to the 1024-byte block that will be erased. The Least Significant bits are ignored.

Figure 7-3 describes the relevant boundaries of the TBLPTR based on Flash program memory operations.

### TABLE 7-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer						
TBLRD* TBLWT*	TBLPTR is not modified						
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write						
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write						
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write						

### FIGURE 7-3: TABLE POINTER BOUNDARIES BASED ON OPERATION



## 8.1 External Memory Bus Control

The operation of the interface is controlled by the MEMCON register (Register 8-1). This register is available in all Program Memory modes except Micro-controller mode. In this mode, the register is disabled and cannot be written to.

The EBDIS bit (MEMCON<7>) controls the operation of the bus and related port functions. Clearing EBDIS enables the interface and disables the I/O functions of the ports, as well as any other functions multiplexed to those pins. Setting the bit enables the I/O ports and other functions, but allows the interface to override everything else on the pins when an external memory operation is required. By default, the external bus is always enabled and disables all other I/O. The operation of the EBDIS bit is also influenced by the Program Memory mode being used. This is discussed in more detail in Section 8.5 "Program Memory Modes and the External Memory Bus".

The WAIT bits allow for the addition of Wait states to external memory operations. The use of these bits is discussed in **Section 8.3 "Wait States"**.

The WM bits select the particular operating mode used when the bus is operating in 16-Bit Data Width mode. These are discussed in more detail in **Section 8.6 "16-Bit Data Width Modes"**. These bits have no effect when an 8-Bit Data Width mode is selected.

## REGISTER 8-1: MEMCON: EXTERNAL MEMORY BUS CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EBDIS		WAIT1	WAIT0		—	WM1	WM0
bit 15							bit 8
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 7	EBDIS: Extern	nal Bus Disable	e bit				
	1 = External I	bus is enabled	when microco	ontroller access	es external me	emory; otherwis	e, all external
	bus drive	rs are mapped	as I/O ports	orte are disabler	1		
hit C		bus is always e	$\frac{1}{2}$		I		
DILO	Unimplement	ted: Read as	J				
bit 5-4	WAIT<1:0>: ⊺	able Reads an	d Writes Bus (	Cycle Wait Cour	nt bits		
	11 = Table rea	ads and writes	will wait 0 Tcy				
	10 = Table real	ads and writes	will wait 1 TCY				
	01 = Table rea	ads and writes	will wait 2 TCY				
	00 = Table real	ads and writes	WIII Walt 3 TCY				
bit 3-2	Unimplement	ted: Read as 'o	)'				
bit 1-0	WM<1:0>: TB	LWT Operation	with 16-Bit Da	ata Bus Width S	elect bits		
	1x = Word Wr	rite mode: TAB	LAT0 and TAB	LAT1 word outp	out; WRH activ	ve when TABLA	T1 written
	01 = Byte Sel	ect mode: TAB	LAT data copie	ed on both MSB	and LSB; WR	H and (UB or L	B) will activate
	00 = Byte Wri	te mode: TABL	AT data copie	d on both MSB	and LSB; WR	H or WRL will a	ctivate

Pin Name	Function	TRIS Setting	I/O	l/O Type	Description				
RC0/T1OSO/	RC0	0	0	DIG	LATC<0> data output.				
T13CKI		1	I	ST	PORTC<0> data input.				
	T10S0	x	0	ANA	Timer1 oscillator output; enabled when Timer1 oscillator enabled. Disables digital I/O.				
	T13CKI	1	Ι	ST	Timer1/Timer3 counter input.				
RC1/T1OSI/	RC1	0	0	DIG	LATC<1> data output.				
CCP2		1	Ι	ST	PORTC<1> data input.				
	T1OSI	x	I	ANA	Timer1 oscillator input; enabled when Timer1 oscillator enabled. Disable digital I/O.				
	CCP2 <sup>(1)</sup>	0	0	DIG	CCP2 compare output and CCP2 PWM output; takes priority over port data.				
		1	I	ST	CCP2 capture input.				
RC2/CCP1	RC2	0	0	DIG	LATC<2> data output.				
		1	I	ST	PORTC<2> data input.				
	CCP1	0	0	DIG	CCP1 compare output and CCP1 PWM output; takes priority over port data.				
		1	I	ST	CCP1 capture input.				
RC3/SCK/SCL	RC3	0	0	DIG	LATC<3> data output.				
		1	I	ST	PORTC<3> data input.				
	SCK	0	0	DIG	SPI clock output (MSSP module); takes priority over port data.				
		1	I	ST	SPI clock input (MSSP module).				
	SCL	0	0	DIG	I <sup>2</sup> C <sup>™</sup> clock output (MSSP module); takes priority over port data.				
		1	I	l <sup>2</sup> C	I <sup>2</sup> C clock input (MSSP module); input type depends on module setting.				
RC4/SDI/SDA	RC4	0	0	DIG	LATC<4> data output.				
		1	Ι	ST	PORTC<4> data input.				
	SDI	1	Ι	ST	SPI data input (MSSP module).				
	SDA	1	0	DIG	I <sup>2</sup> C data output (MSSP module); takes priority over port data.				
		1	I	l <sup>2</sup> C	I <sup>2</sup> C data input (MSSP module); input type depends on module setting.				
RC5/SDO	RC5	0	0	DIG	LATC<5> data output.				
		1	I	ST	PORTC<5> data input.				
	SDO	0	0	DIG	SPI data output (MSSP module); takes priority over port data.				
RC6/TX1/CK1	RC6	0	0	DIG	LATC<6> data output.				
		1	Ι	ST	PORTC<6> data input.				
	TX1	1	0	DIG	Synchronous serial data output (EUSART module); takes priority over port data.				
	CK1	1	0	DIG	Synchronous serial data input (EUSART module). User must configure as an input.				
		1	I	ST	Synchronous serial clock input (EUSART module).				
RC7/RX1/DT1	RC7	0	0	DIG	LATC<7> data output.				
		1	I	ST	PORTC<7> data input.				
	RX1	1	I	ST	Asynchronous serial receive data input (EUSART module).				
	DT1	1	0	DIG	Synchronous serial data output (EUSART module); takes priority over port data.				
		1	Ι	ST	Synchronous serial data input (EUSART module). User must configure as an input.				

TABLE 11-7: PORTC FUNCTIONS

**Legend:** O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

**Note 1:** Default assignment for CCP2 when CCP2MX Configuration bit is set.

# 13.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt on overflow
- Reset on CCPx Special Event Trigger
- Device clock status flag (T1RUN)

A simplified block diagram of the Timer1 module is shown in Figure 13-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 13-2.

The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

Timer1 is controlled through the T1CON Control register (Register 13-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

## REGISTER 13-1: T1CON: TIMER1 CONTROL REGISTER

Legend:										
R = Readable	e bit	W = Writable bit	U = Unimplemented bit,	read as '0'						
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						
bit 7	RD16: 16-Bit	Read/Write Mode Enab	le bit							
	1 = Enables	register read/write of TIr	ner1 in one 16-bit operation							
		register read/write of 1in	ner1 in two 8-bit operations							
bit 6	T1RUN: Time	er1 System Clock Status	bit							
	1 = Device cl	lock is derived from Time	er1 oscillator							
hit 5 1										
DII 3-4	11 - 1.8 Proc									
	10 = 1.0  Pres	1 = 1.6 Prescale value								
	01 = 1:2 Pres	cale value								
	00 = 1:1 Pres	cale value								
bit 3	T1OSCEN: T	imer1 Oscillator Enable	bit							
	1 = Timer1 os	scillator is enabled								
	0 = 1  Imer 1 os	Scillator is shut off	esistor are turned off to elimina	te nower drain						
hit 2	TISYNC: Tim	er1 External Clock Innu	t Synchronization Select hit							
5112	When TMR10	CS = 1	a cynonionization coloct bl							
	1 = Do not sy	nchronize external clock	<pre>c input</pre>							
	0 = Synchron	ize external clock input								
	When TMR10	<u>CS = 0:</u>								
	This bit is ign	ored. Timer1 uses the in	ternal clock when TMR1CS = 0	).						
bit 1	TMR1CS: Tin	ner1 Clock Source Selec	ct bit							
	1 = External 0 = Internal c	clock from the RC0/T1C clock (Fosc/4)	OSO/T13CKI pin (on the rising e	dge)						
bit 0	TMR1ON: Tir	ner1 On bit								
	1 = Enables	Timer1								
	0 = Stops Tir	ner1								

### 13.3.2 TIMER1 OSCILLATOR LAYOUT CONSIDERATIONS

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 13-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than Vss or VDD.

If a high-speed circuit must be located near the oscillator (such as the CCP1 pin in Output Compare or PWM mode, or the primary oscillator using the OSC2 pin), a grounded guard ring around the oscillator circuit, as shown in Figure 13-4, may be helpful when used on a single-sided PCB or in addition to a ground plane.

#### FIGURE 13-4: OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING



# 13.4 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).

## 13.5 Resetting Timer1 Using the CCPx Special Event Trigger

If CCP1 or CCP2 is configured to use Timer1 and to generate a Special Event Trigger in Compare mode (CCPxM<3:0> = 1011), this signal will reset Timer3. The trigger from CCP2 will also start an A/D conversion if the A/D module is enabled (see Section 16.3.4 "Special Event Trigger" for more information).

The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a Period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a Special Event Trigger, the write operation will take precedence.

Note:	The Special Event Triggers from the CCPx
	module will not set the TMR1IF interrupt
	flag bit (PIR1<0>).

# 13.6 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 13.3 "Timer1 Oscillator"** above) gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 13-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow triggers the interrupt and calls the routine which increments the seconds counter by one. Additional counters for minutes and hours are incremented as the previous counter overflows.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it. The simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1), as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

## 16.4 PWM Mode

In Pulse-Width Modulation (PWM) mode, the CCP2 pin produces up to a 10-bit resolution PWM output. Since the CCP2 pin is multiplexed with a PORTB, PORTC or PORTE data latch, the appropriate TRIS bit must be cleared to make the CCP2 pin an output.

Note:	Clearing the CCP2CON register will force									
	the RB3, RC1 or RE7 output latch									
	(depending on device configuration) to the									
	default low level. This is not the PORTB,									
	PORTC or PORTE I/O data latch.									

Figure 16-4 shows a simplified block diagram of the CCP1 module in PWM mode.

For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 16.4.3** "Setup for PWM Operation".





A PWM output (Figure 16-5) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

#### FIGURE 16-5: PWM OUTPUT



### 16.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

#### EQUATION 16-1:



PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- · TMR2 is cleared
- The CCP2 pin is set (exception: if PWM duty cycle = 0%, the CCP2 pin will not be set)
- The PWM duty cycle is latched from CCPR2L into CCPR2H



REGISTER	19-2: RCS	TA2: AUSAR1	RECEIVE	STATUS AND	CONTROL	REGISTER				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x			
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D			
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	ıd as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 7	SPEN: Seria	al Port Enable bit								
	1 = Serial p 0 = Serial p	ort is enabled (co ort is disabled (h	eld in Reset)	2/D12 and 1X2/0	CK2(TXEN =	1) pins as seria	l port pins)			
bit 6	<b>RX9:</b> 9-Bit F	Receive Enable b	oit							
	1 = Selects 0 = Selects	9-bit reception 8-bit reception								
bit 5	SREN: Sing Asynchrono Don't care. Synchronou 1 = Enables 0 = Disable This bit is cle	le Receive Enab <u>us mode</u> : <u>s mode – Master</u> s single receive s single receive eared after recep	le bit <u></u> otion is comple	ete.						
	<u>Synchronou</u> Don't care.	<u>s mode – Slave:</u>	·							
bit 4	CREN: Con	tinuous Receive	Enable bit							
	Asynchronous mode: 1 = Enables receiver 0 = Disables receiver									
	Synchronou 1 = Enables 0 = Disable	<u>s mode:</u> s continuous rece s continuous rec	eive until enat eive	ole bit, CREN, is	cleared (CRE	EN overrides SR	EN)			
bit 3	ADDEN: Address Detect Enable bit									
	Asynchrono 1 = Enables 0 = Disable	us mode 9-Bit (F s address detecti s address detect	2 <u>X9 = 1)</u> : on, enables ii ion, all bytes	nterrupt and load	ds the receive d ninth bit can	buffer when RS be used as a pa	R<8> is set arity bit			
	Asynchrono Don't care.	us mode 9-Bit (F	<u>(X9 = 0)</u> :							
bit 2	FERR: Fran	ning Error bit								
	1 = Framing 0 = No fram	g error (can be cl ning error	eared by read	ding the RCREG	Sx register and	I receiving the n	ext valid byte)			
bit 1	OERR: Ove	rrun Error bit								
	1 = Overrur 0 = No over	n error (can be cl rrun error	eared by clea	ring the CREN I	bit)					
bit 0	RX9D: 9th E	Bit of Received D	ata							
	This can be	an address/data	bit or a parity	bit and must be	e calculated by	y user firmware.				

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (AVDD and AVss), or the voltage level on the RA3/AN3/VREF+ and RA2/AN2/VREF- pins.

The A/D Converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

Each port pin associated with the A/D Converter can be configured as an analog input or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0<1>) is cleared and the A/D Interrupt Flag bit, ADIF, is set.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted. The value in the ADRESH:ADRESL register pair is not modified for a Power-on Reset. These registers will contain unknown data after a Power-on Reset.

The block diagram of the A/D module is shown in Figure 20-1.



# FIGURE 20-1: A/D BLOCK DIAGRAM<sup>(1)</sup>

## 21.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 21-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this

range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of 10 k $\Omega$  is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.





#### TABLE 21-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
PIR2	OSCFIF	CMIF	_	_	BCLIF	LVDIF	TMR3IF	_	59
PIE2	OSCFIE	CMIE	_	_	BCLIE	LVDIE	TMR3IE	—	59
IPR2	OSCFIP	CMIP	_	_	BCLIP	LVDIP	TMR3IP	—	59
CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	59
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	59
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	—	60
LATF	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	—	60
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	_	60

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

## 24.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

## 24.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

# 24.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

## 24.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

## 24.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

BTFSC	Bit Test File, Skip if Clear			BTFS	BTFSS Bit Test File, Skip if S				
Syntax:	BTFSC f, b {	,a}		Synta	<b>x</b> :	BTFSS f, b	BTFSS f, b {,a}		
Operands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0, 1]$			Opera	ands:	tids: $0 \le f \le 255$ $0 \le b < 7$ $a \in [0, 1]$			
Operation:	skip if (f <b>)</b>	= 0		Opera	ation:	skip if (f <b></b>	) = 1		
Status Affected:	None			Status	Affected:	None			
Encoding:	1011	bbba ff	ff ffff	Enco	ding:	1010	bbba ffi	f ffff	
Description:	If bit 'b' in reg instruction is the next instruction current instru and a NOP is this a two-cy	gister 'f' is '0', t skipped. If bit uction fetched iction executio executed inst cle instruction.	then the next 'b' is '0', then I during the on is discarded ead, making	Descr	iption:	If bit 'b' in re instruction is the next inst current instr and a NOP is this a two-cy	gister 'f' is '1', t s skipped. If bit ruction fetched uction executio s executed inste /cle instruction.	hen the next 'b' is '1', then during the n is discarded ead, making	
	lf 'a' is '0', th 'a' is '1', the GPR bank.	e Access Banł BSR is used to	k is selected. If a select the			lf 'a' is '0', th 'a' is '1', the GPR bank.	e Access Bank BSR is used to	is selected. If select the	
	If 'a' is '0' and is enabled, ti Indexed Lite whenever f ≤ Section 25.2 Bit-Oriented Literal Offse	d the extended nis instruction ral Offset Addr 95 (5Fh). See 2.3 "Byte-Orie I Instructions et Mode" for d	instruction set operates in essing mode e inted and in Indexed etails.			If 'a' is '0' ar set is enable Indexed Lite whenever f Section 25. Bit-Oriente Literal Offs	nd the extended ed, this instruction ral Offset Addro ≤ 95 (5Fh). See 2.3 "Byte-Orie d Instructions et Mode" for do	l instruction on operates in essing mode nted and in Indexed etails.	
Words:	1			Words	S:	1			
Cycles:	1(2) Note: 3 cyc by a	cles if skip and 2-word instruc	l followed	Cycle	s:	1(2) <b>Note:</b> 3 c by	ycles if skip and a 2-word instru	d followed ction.	
Q Cycle Activity:				Q Cy	cle Activity:				
Q1	Q2	Q3	Q4	г	Q1	Q2	Q3	Q4	
Decode	Read	Process	No		Decode	Read	Process	No	
lf skin:	register i	Dala	operation	lfeki	n.	register i	Dala	operation	
01	02	03	04	11 314	ρ. Ω1	02	03	04	
No	No	No	No	[	No	No	No	No	
operation	operation	operation	operation		operation	operation	operation	operation	
If skip and followed	d by 2-word inst	truction:		lf ski	p and followed	d by 2-word ins	truction:		
Q1	Q2	Q3	Q4	г	Q1	Q2	Q3	Q4	
No	No	No	No		No	No	No	No	
operation	operation	operation	operation		operation	operation	operation	operation	
No operation	No operation	No operation	NO operation		NO operation	NO operation	No operation	NO operation	
Example:	HERE BI FALSE : TRUE :	FSC FLAG	;, l, O	<u>Exam</u>	ple:	HERE B FALSE : TRUE :	TFSS FLAG	, 1, 0	
After Instruction PC After Instruction If FLAG< PC If FLAG< PC	n = add n = 0; = add 1> = 1; = add	ress (HERE) ress (TRUE) ress (FALSE	)	E /	Setore Instruc PC After Instructic If FLAG< PC If FLAG< PC	tion = add n 1> = 0; = add 1> = 1; = add	Iress (HERE) Iress (FALSE) Iress (TRUE)		

nnn							
nnn							
ınnn							
nnn							
nnnn							
jram							
The 2's complement number, '2n', is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.							
1							
1(2)							
4							
e to C							
0							
ation							
4							
ation							

CALL	Subroutine	e Call					
Syntax:	CALL k {,s}						
Operands:	0 ≤ k ≤ 104 s ∈ [0, 1]	8575					
Operation:	$\begin{array}{l} (PC) + 4 \rightarrow \\ k \rightarrow PC < 20 \\ \text{if s = 1,} \\ (W) \rightarrow WS, \\ (STATUS) \rightarrow \\ (BSR) \rightarrow B \end{array}$	$(PC) + 4 \rightarrow TOS,$ $k \rightarrow PC < 20:1>;$ if s = 1, $(W) \rightarrow WS,$ $(STATUS) \rightarrow STATUSS,$ $(PSP) \rightarrow PSPS$					
Status Affected:	None						
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	110s k <sub>19</sub> kkk	k <sub>7</sub> kk] kkkk	k kkkk <sub>0</sub> kkkk <sub>8</sub>			
	(PC+ 4) is p If 's' = 1, th registers an respective STATUSS a update occ 'k', is loade two-cycle instruction.	oushed of e W, STA re also pu shadow r and BSR urs. Ther d into PC	nto the i ATUS ar ushed in registers S. If 's' n, the 20 C<20:1>	return stack nd BSR nto their s, WS, = 0, no D-bit value, CALL is a			
Words:	2						
Cycles:	2						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read literal 'k'<7:0>,	Push P stac	CtoF k	Read literal 'k'<19:8>, Write to PC			
No operation	No operation	No operat	ion	No operation			
Example:	HERE	CALL	THERE	5,1			
Before Instruct	tion						
PC	= address	S (HERE	)				
After Instructio PC TOS WS	n = address = address = W	S (THER S (HERE	E) + 4)				

GOT	0	Uncondit	Unconditional Branch							
Synta	ax:	GOTO k	GOTO k							
Oper	ands:	$0 \le k \le 10$	$0 \leq k \leq 1048575$							
Oper	ation:	$k \rightarrow PC<2$	20:1>							
Statu	s Affected:	None	None							
Enco 1st w 2nd v	oding: vord (k<7:0>) word(k<19:8>)	1110 1111	1111 k <sub>19</sub> kkk	1111 k <sub>7</sub> kkk k <sub>19</sub> kkk kkkk						
Desc	ription:	GOTO allov anywhere range. The into PC<2 two-cycle	GOTO allows an unconditional branch anywhere within entire 2-Mbyte memory range. The 20-bit value, 'k', is loaded into PC<20:1>. GOTO is always a two-cycle instruction.							
Word	ls:	2	2							
Cycle	es:	2	2							
QC	ycle Activity:									
	Q1	Q2	Q3		Q4					
	Decode	Read literal 'k'<7:0>,	No operat	ion ۱	Read literal 'k'<19:8>, Write to PC					
	No operation	No operation	No No No operation operation							
<u>Exan</u>	n <u>ple:</u> After Instructic PC =	GOTO THI on Address (1	ERE FHERE )							

INCF	Increment	Increment f							
Syntax:	INCF f {,d	INCF f {,d {,a}}							
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,  1] \\ a \in [0,  1] \end{array}$	$0 \le f \le 255$ d $\in [0, 1]$ a $\in [0, 1]$							
Operation:	(f) + 1 $\rightarrow$ d	(f) + 1 $\rightarrow$ dest							
Status Affected:	C, DC, N, OV, Z								
Encoding:	0010	10da	ffff	ffff					
Description:	The conter incremente placed in V placed bac	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'.							
	If 'a' is '0', ' If 'a' is '1', ' GPR bank.	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.							
	If 'a' is '0' a set is enab in Indexed mode when Section 25 Bit-Oriento Literal Off	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details							
Words:	1	1							
Cycles:	1								
Q Cycle Activity:									
Q1	Q2	Q3		Q4					
Decode	Read	Proce	ss M	Write to					
	Tegister T	Dala		sunation					
Example:	INCF	CNT,	1, 0						
Before Instruc	tion								
ÇNT	= FFh								
C C	= 0								
DC	= ?								
After Instructio	on								
Z	= 00n = 1								
	= 1 = 1								

## 26.2 DC Characteristics: Power-Down and Supply Current PIC18F85J11 Family (Industrial) (Continued)

PIC18F85J11 Family (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param Device No.		Тур	Max	Units		Condition	S			
	Module Differential Curre	nts (Al	WDT, $\Delta \mathbf{I}$	oscв, $\Delta$	lad)					
D022	Watchdog Timer	1.6	4	μA	-40°C					
(∆lwdt)		1.7	4	μA	+25°C	VDD = 2.0 V, VDDCORF = 2.0 V(4)				
		1.6	4	μA	+85°C					
		2.5	5	μA	-40°C	Vpp = 2.5V				
		2.5	5	μA	+25°C	$VDDCORF = 2.5V^{(4)}$				
		2.3	5	μA	+85°C					
		3.8	6	μA	-40°C					
			6	μA	+25°C	VDD = 3.3V <sup>(5)</sup>				
		2.4	6	μA	+85°C					
D025	Timer1 Oscillator	6.6	12.5	μA	-40°C	Vpp = 2 0V	32 kHz on Timer1 <sup>(3)</sup>			
$(\Delta IOSCB)$		7.9	12.5	μA	+25°C	$V_{DDCORF} = 2.0V(4)$				
		11.5	18	μA	+85°C					
		7.2	12.5	μA	-40°C	Vpp = 2.5V				
		8.1	12.5	μA	+25°C	VDD = 2.3 V, VDDCORF = 2.5 V(4)	32 kHz on Timer1 <sup>(3)</sup>			
		11.9	18.5	μA	+85°C					
		7	12.5	μA	-40°C		(0)			
		9	12.5	μA	+25°C	VDD = 3.3V <sup>(5)</sup>	32 kHz on Timer1 <sup>(3)</sup>			
		11	18.5	μA	+85°C					
D026	A/D Converter	1	1.5	μA	-40°C to	VDD = 2.0V,				
$(\Delta   AD)$					+85°C	VDDCORE = $2.0V^{(4)}$				
		1	1.5	μA	-40°C to +85°C	VDD = 2.5V, $VDDCORE = 2.5V^{(4)}$	A/D on, not converting			
		1	1.5	μA	-40°C to	VDD = 3.3V <sup>(5)</sup>				

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified.

- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG tied to Vss).
- 5: Voltage regulator enabled (ENVREG tied to VDD).

## 26.4.3 TIMING DIAGRAMS AND SPECIFICATIONS



## TABLE 26-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
1A	Fosc	External CLKI Frequency <sup>(1)</sup>	DC	40	MHz	ECPLL Oscillator mode
		Oscillator Frequency <sup>(1)</sup>	DC	40	MHz	HSPLL Oscillator mode
1	Tosc	External CLKI Period <sup>(1)</sup>	25	—	ns	EC Oscillator mode
		Oscillator Period <sup>(1)</sup>	25	250	ns	HS Oscillator mode
2	Тсү	Instruction Cycle Time <sup>(1)</sup>	100	—	ns	Tcy = 4/Fosc, Industrial
3	TosL, TosH	External Clock in (OSC1) High or Low Time	10	—	ns	EC Oscillator mode
4	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	7.5	ns	EC Oscillator mode

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.