

Welcome to [E-XFL.COM](#)**Understanding Embedded - CPLDs (Complex Programmable Logic Devices)**

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs**Details**

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	15 ns
Voltage Supply - Internal	4.5V ~ 5.5V
Number of Logic Elements/Blocks	-
Number of Macrocells	128
Number of Gates	-
Number of I/O	68
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/m5-128-68-15yi-1

Table 2. MACH 5 Speed Grades

Device	Speed Grade ¹						
	-5	-6	-7	-10	-12	-15	-20
M5-128 ²			C	C, I	C, I	C, I	I
M5-128/1	C		C, I	C, I	C, I	C, I	I
M5LV-128	C		C,I	C, I	C, I	I	
M5-192/1	C		C, I	C, I	C, I	C, I	I
M5-256 ²			C	C, I	C, I	C, I	I
M5-256/1	C		C, I	C, I	C, I	C, I	I
M5LV-256	C		C, I	C, I	C, I	I	
M5-320		C	C, I	C, I	C, I	C, I	I
M5LV-320		C	C, I	C, I	C, I	C, I	I
M5-384		C	C, I	C, I	C, I	C, I	I
M5LV-384		C	C, I	C, I	C, I	C, I	I
M5-512		C	C, I	C, I	C, I	C, I	I
M5LV-512		C	C, I	C, I	C, I	C, I	I

Note:

1. C = Commercial grade, I = Industrial grade
2. /1 version recommended for new designs

With Lattice's unique hierarchical architecture, the MACH 5 family provides densities up to 512 macrocells to support full system logic integration. Extensive routing resources ensure pinout retention as well as high utilization. It is ideal for PAL® block device integration and a wide range of other applications including high-speed computing, low-power applications, communications, and embedded control. At each macrocell density point, Lattice offers several I/O and package options to meet a wide range of design needs (Table 3).

Table 3. MACH 5 Package and I/O Options¹

Supply Voltage	M5-128/1 M5LV-128		M5-256/1 M5LV-256		M5-320 M5LV-320		M5-384 M5LV-384		M5-512 M5LV-512		
	5	3.3	5	5	3.3	5	3.3	5	3.3	5	3.3
100-pin TQFP	68	68, 74	68	68	68*, 74						
100-pin PQFP	68	68*	68*	68*	68						
144-pin TQFP		104			104						
144-pin PQFP	104	104*	104*	104*	104*						
160-pin PQFP	120	120	120	120	120	120*	120	120*	120	120*	120
208-pin PQFP				160	160	160	160	160	160	160	160
240-pin PQFP						184*	184*	184*	184*	184*	184*
256-ball BGA						192	192*	192*	192*	192*	192*
352-ball BGA										256	256


Note:

1. The I/O options indicated with a "*" are obsolete, please contact factory for more information.

Advanced power management options allow designers to incrementally reduce power while maintaining the level of performance needed for today's complex designs. I/O safety features allow for mixed-voltage design,

Select devices have been discontinued.
See Ordering Information section for product status.

Select devices have been discontinued.
See Ordering Information section for product status.



20446G-002

Figure 2. PAL Block Structure

Product-Term Array and Logic Allocator

The product-term array uses the same sum-of-products architecture as PAL devices and consists of 32 inputs (plus their complements) and 64 product terms arranged in 16 **clusters**. A cluster is a sum-of-products function with either 3 or 4 product terms.

Logic allocators assign the clusters to macrocells. Each macrocell can accept up to eight clusters of three or four product terms, but a given cluster can only be steered to one macrocell (Table 4). If only three product terms in a cluster are steered, the fourth can be used as an input to an XOR gate for separate logic generation and/or polarity control.

The **wide logic allocator** is comprised of all 16 of the individual logic allocators and acts as an output switch matrix by reassigning logic to macrocells to retain pinout as designs change. The logic allocation scheme in the MACH 5 device allows for the implementation of large equations (up to 32 product terms) with only one pass through the logic array.

Table 4. Product Term Steering Options for PT Clusters and Macrocells

Macrocell	Available Clusters	Macrocell	Available Clusters
M ₀	C ₀ , C ₁ , C ₂ , C ₃ , C ₄	M ₈	C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂
M ₁	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅	M ₉	C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃
M ₂	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆	M ₁₀	C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄
M ₃	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇	M ₁₁	C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₄	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇	M ₁₂	C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₅	C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈	M ₁₃	C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₆	C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ , C ₉	M ₁₄	C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₇	C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀	M ₁₅	C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅


- ◆ Global clock (0, 1, 2, or 3) with positive and negative edge clock enable (biphase)

Clock Line 2 Options

- ◆ Global clock (0, 1, 2, or 3) with clock enable


Clock Line 3 Options

- ◆ Complement of clock line 2 (same clock enable)
- ◆ Product-term clock (if clock line 2 does not use clock enable)



20446G-004

Figure 4. Clock Generator



20446G-005

Figure 5. Set/Reset Generator

The set/reset generation portion of the control generator (Figure 5) creates three set/reset lines for the PAL block. Each macrocell can choose one of these three lines or choose no set/reset at all. All three lines can be configured for product term set/reset and two of the three lines can be configured as sum term set/reset and one of the lines can be configured as product-term or sum-term latch enable. While the set/reset signals are generated in the control generator, whether that signal sets or resets a flip-flop is determined within the individual macrocell. The same signal can set one flip-flop and reset another. PT2 or /PT2 can also be used as a latch enable for macrocells configured as latches.

Select devices have been discontinued.
See Ordering Information section for product status.

MACH 5 TIMING MODEL

The primary focus of the MACH 5 timing model is to accurately represent the timing in a MACH 5 device, and at the same time, be easy to understand. This model accurately describes all combinatorial and registered paths through the device, making a distinction between **internal feedback** and **external feedback**. A signal uses internal feedback when it is fed back into the switch matrix or block without having to go through the output buffer. The input register specifications are also reported as internal feedback. When a signal is fed back into the switch matrix after having gone through the output buffer, it is using external feedback.

The parameter, t_{BUF} is defined as the time it takes to go through the output buffer to the I/O pad. If a signal goes to the internal feedback rather than to the I/O pad, the parameter designator is followed by an “i”. By adding t_{BUF} to this internal parameter, the external parameter is derived. For example, $t_{PD} = t_{PDI} + t_{BUF}$. A diagram representing the modularized MACH 5 timing model is shown in Figure 7. Refer to the Technical Note entitled *MACH 5 Timing and High Speed Design* for a more detailed discussion about the timing parameters.




Figure 7. MACH 5 Timing Model

20446G-014

**Select devices have been discontinued.
See Ordering Information section for product status.**

SAFE FOR MIXED SUPPLY VOLTAGE SYSTEM DESIGNS¹

Both the 3.3-V and 5-V V_{CC} MACH 5 devices are safe for mixed supply voltage system designs. The 5-V devices will not overdrive 3.3-V devices above the output voltage of 3.3 V, while they accept inputs from other 3.3-V devices. The 3.3-V devices will accept inputs up to 5.5 V. Both the 3.3-V and 5-V versions have the same high-speed performance and provide easy-to-use mixed-voltage design capability.

Note:

1. Excludes original M5-128, M5-192, and M5-256 while M5-128/1, M3-192/1 and M5-256/1 are supported. Please refer to Application Note titled "Hot Socketing and Mixed Supply Design with MACH 4 and MACH 5 Devices".

BUS-FRIENDLY INPUTS AND I/Os

All MACH 5 devices have inputs and I/Os which feature the Bus-Friendly circuitry incorporating two inverters in series which loop back to the input. This double inversion weakly holds the input at its last driven logic state. While it is a good design practice to tie unused pins to a known state, the Bus-Friendly input structure pulls pins away from the input threshold voltage where noise can cause high-frequency switching. At power-up, the Bus-Friendly latches are reset to a logic level "1." For the circuit diagram, please refer to the document entitled *MACH Endurance Characteristics* on the Lattice Data Book CD-ROM or Lattice web site.

POWER MANAGEMENT

There are 4 power/speed options in each MACH 5 PAL block (Table 5). The speed and power tradeoff can be tailored for each design. The signal speed paths in the lower-power PAL blocks will be slower than those in the higher-power PAL blocks. This feature allows speed critical paths to run at maximum frequency while the rest of the signal paths operate in a lower-power mode. In large designs, there may be several different speed requirements for different portions of the design.

Table 5. Power Levels

High Speed/High Power	100% Power
Medium High Speed/Medium High Power	67% Power
Medium Low Speed/Medium Low Power	40% Power
Low Speed/Low Power	20% Power

PROGRAMMABLE SLEW RATE


Each MACH 5 device I/O has an individually programmable output slew rate control bit. Each output can be individually configured for the higher speed transition (3 V/ns) or for the lower noise transition (1 V/ns). For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less noise, and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast slew rate can be used to achieve the highest speed. The slew rate is adjusted independent of power.

POWER-UP RESET/SET

All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the control generator, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the control generator or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the V_{CC} rise must be monotonic and the clock must be inactive until the reset delay time has elapsed.

**Select devices have been discontinued.
See Ordering Information section for product status.**

MACH 5 PAL BLOCK




Select devices have been discontinued.
See Ordering Information section for product status.


Select devices have been discontinued.
See Ordering Information section for product status.

BLOCK DIAGRAM — M5(LV)-128/XXX

SEGMENT 0




SEGMENT INTERCONNECT



SEGMENT 1

20446G-007


BLOCK DIAGRAM — M5-192/XXX



**Select devices have been discontinued.
See Ordering Information section for product status.**

Select devices have been discontinued.
See Ordering Information section for product status.


BLOCK DIAGRAM — M5(LV)-256/XXX



20446G-009

Select devices have been discontinued.
See Ordering Information section for product status.


BLOCK DIAGRAM — M5(LV)-384/XXX




20446G-011

BLOCK DIAGRAM — M5(LV)-512/XXX

SEGMENT 5




SEGMENT 6




INTERCONNECT

Continued



SEGMENT 4



SEGMENT 3

**Select devices have been discontinued.
See Ordering Information section for product status.**

M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹ (CONTINUED)

	-5		-6		-7		-10		-12		-15		-20		Unit	
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Frequency:																
f_{MAX}	External feedback, PAL block level. Min of $1/(t_{WLS} + t_{WHS})$ or $1/(t_{SS} + t_{COS})$	133		125		100		83.3		71.4		55.6		45.5		MHz
	Internal feedback, PAL block level. Min of $1/(t_{WLS} + t_{WHS})$ or $1/(t_{SS} + t_{COSi})$	182		167		125		100		83.3		62.5		50.0		MHz
	No feedback PAL block level. Min of $1/(t_{WLS} + t_{WHS})$ or $1/(t_{SS} + t_{HS})$	200		167		167		125		100		83.3		83.3		MHz
f_{MAXA}	External feedback, PAL block level. Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SA} + t_{COA})$	91		91		71.4		58.8		47.6		41.7		35.7		MHz
	Internal feedback, PAL block level. Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SA} + t_{COAi})$	111		111		83.3		66.7		52.6		45.5		38.5		MHz
	No feedback, PAL block level. Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SA} + t_{HA})$	167		125		125		100		83.3		71.4		62.5		MHz
f_{MAXI}	Maximum input register frequency $1/(t_{SIRS} + t_{HIRS})$ or $1/(2 \times t_{WICW})$	167		125		125		100		83.3		71.4		62.5		MHz

Notes:

1. See "MACH Switching Test Circuits" documentation on the Lattice Data Book CD-ROM or Lattice web site.
2. Numbers in parentheses are for M5-128, M5-192, M5-256.
3. If a signal is used as both a clock and a logic array input, then the maximum input frequency applies ($f_{MAX}/2$).

Select devices have been discontinued.
See Ordering Information section for product status.

Select devices have been discontinued.
See Ordering Information section for product status.

CAPACITANCE¹

Parameter Symbol	Parameter Description	Test conditions		Typ	Unit
C_{IN}	I/CLK pin	$V_{IN} = 2.0\text{ V}$	$3.3\text{ V or }5\text{ V}, 25^\circ\text{ C}, 1\text{ MHz}$	12	pF
$C_{I/O}$	I/O pin	$V_{OUT} = 2.0\text{ V}$	$3.3\text{ V or }5\text{ V}, 25^\circ\text{ C}, 1\text{ MHz}$	10	pF

1. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where these parameters may be affected.

I_{CC} vs. FREQUENCY

These curves represent the typical power consumption for a particular device at system frequency. The selected “typical” pattern is a 16-bit up-down counter. This pattern fills the device and exercises every macrocell. Maximum frequency shown uses internal feedback and a D-type register. Power/Speed are optimized to obtain the highest counter frequency and the lowest power. The highest frequency (LSBs) is placed in common PAL blocks, which are set to high power. The lowest frequency signals (MSBs) are placed in a common PAL block and set to lowest power. For a more detailed discussion about MACH 5 power consumption, refer to the application note entitled *MACH 5 Power* in the Application Notes section on the Lattice Data Book CD-ROM or Lattice web site.

I_{CC} CURVES AT HIGH /LOW POWER MODES




Figure 8. I_{CC} Curves at High/Low Power Modes


20446G-048

Select devices have been discontinued.
See Ordering Information section for product status.

144-PIN TQFP CONNECTION DIAGRAM

Top View


144-Pin TQFP



160-PIN PQFP CONNECTION DIAGRAM

Top View

160-Pin PQFP (128, 192, 256 Macrocells)




20446G-021

Select devices have been discontinued.
See Ordering Information section for product status.

Pin Designations

CLK	= Clock
GND	= Ground
I	= Input
I/O	= Input/Output
NC	= No Connect


V _{CC}	= Supply Voltage
TDI	= Test Data In
TCK	= Test Clock
TMS	= Test Mode Select
TDO	= Test Data Out



208-PIN PQFP CONNECTION DIAGRAM

Top View

208-Pin PQFP (256 Macrocells)



20446G-023

Select devices have been discontinued.
See Ordering Information section for product status.

256-BALL BGA CONNECTION DIAGRAM — M5-320

Bottom View (I/O Pin-outs)

256-Ball BGA

	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		
A	GND	I/O11	GND	I/O44	I/O58	GND	I/O70	I/O76	GND	GND	I/O108	I/O116	GND	I/O128	I/O134	GND	GND	GND	A			
B	GND	I/O12	I/O28	I/O45	I/O59	I/O64	I/O71	I/O77	I/O84	I/O90	I/O96	I/O102	I/O117	I/O122	I/O129	I/O135	I/O148	I/O164	GND	B		
C	I/O0	I/O13	V _{CC}	I/O46	I/O60	I/O65	I/O72	I/O78	I/O85	I/O91	I/O97	I/O103	I/O110	I/O118	I/O123	I/O130	I/O136	V _{CC}	I/O165	I/O181	C	
D	I/O1	I/O14	I/O29	V _{CC}	V _{CC}	I/O66	V _{CC}	I/O79	I/O86	I/O92	I/O98	I/O104	I/O111	V _{CC}	I/O124	V _{CC}	V _{CC}	I/O149	I/O166	I/O182	D	
E	I/O2	I/O15	I/O30	TDI											TDO	I/O150	I/O167	I/O183	E			
F	GND	I/O16	I/O31	I/O47											I/O137	I/O151	I/O168	GND	F			
G	I/O3	I/O17	I/O32	V _{CC}											V _{CC}	I/O152	I/O169	I/O184	G			
H	GND	I/O18	I/O33	I/O48											I/O138	I/O153	I/O170	GND	H			
J	I/O4	I/O19	I/O34	I/O49											I/O139	I/O154	I/O171	I/O185	J			
K	GND	I/O1CK0	I/O35	I/O50											I/O140	I/O155	I ₃ /CLK3	I/O186	K			
L	I/O5	I ₁ /CLK1	I/O36	I/O51											I/O141	I/O156	I ₂ /CLK2	GND	L			
M	I/O6	I/O20	I/O37	I/O52											I/O142	I/O157	I/O172	I/O187	M			
N	GND	I/O21	I/O38	I/O53											I/O143	I/O158	I/O173	GND	N			
P	I/O7	I/O22	I/O39	V _{CC}											V _{CC}	I/O159	I/O174	I/O188	P			
R	GND	I/O23	I/O40	I/O54												I/O144	I/O160	I/O175	GND	R		
T	I/O8	I/O24	I/O41	TCK											TMS	I/O161	I/O176	I/O189	T			
U	I/O9	I/O25	I/O42	V _{CC}	V _{CC}	I/O67	V _{CC}	I/O80	I/O87	I/O93	I/O99	I/O105	I/O112	V _{CC}	I/O125	V _{CC}	V _{CC}	I/O162	I/O177	I/O190	U	
V	I/O10	I/O26	V _{CC}	I/O55	I/O61	I/O68	I/O73	I/O81	I/O88	I/O94	I/O100	I/O106	I/O113	I/O119	I/O126	I/O131	I/O145	V _{CC}	I/O178	I/O191	V	
W	GND	I/O27	I/O43	I/O56	I/O62	I/O69	I/O74	I/O82	I/O89	I/O95	I/O101	I/O107	I/O114	I/O120	I/O127	I/O132	I/O146	I/O163	I/O179	GND	W	
Y	GND	GND	GND	I/O57	I/O63	GND	I/O75	I/O83	GND	GND	GND	GND	GND	I/O115	I/O121	GND	I/O133	I/O147	GND	I/O180	GND	Y

Pin Designations

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- V_{CC} = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out

Select devices have been discontinued.
See Ordering Information section for product status.

352-BALL BGA CONNECTION DIAGRAM — M5-512, M5LV-512

Bottom View (I/O Pin-outs)

352-Ball BGA

A	NC	GND	NC	I/O51	GND	I/O73	I/O80	I/O87	GND	I/O101	NC	I/O114	GND	I/O128	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	NC	A			
B	NC	GND	NC	I/O52	I/O68	I/O74	I/O81	I/O88	I/O95	I/O102	I/O107	I/O115	I/O122	I/O129	I/O135	I/O143	I/O150	I/O157	I/O163	I/O169	I/O176	I/O183	I/O188	GND	NC	NC	B	
C	GND	I/O11	TDI	I/O53	I/O69	I/O75	I/O82	I/O89	I/O96	I/O103	I/O108	I/O116	I/O123	I/O130	I/O136	I/O144	I/O151	I/O158	I/O160	I/O169	I/O170	I/O177	I/O184	NC	NC	NC	C	
D	I/O0	I/O12	I/O32	V _{CC}	I/O70	I/O76	I/O83	I/O90	V _{CC}	I/O104	I/O109	I/O117	V _{CC}	I/O131	I/O137	I/O145	V _{CC}	I/O159	I/O165	I/O171	I/O178	V _{CC}	TDO	I/O205	I/O224	GND	D	
E	NC	I/O13	I/O33	I/O54																	I/O189	I/O206	I/O225	NC	NC	E		
F	GND	I/O14	I/O34	I/O55																	I/O190	I/O207	I/O226	I/O245		F		
G	I/O1	I/O15	I/O35	V _{CC}																	I/O191	I/O208	I/O227	GND	G			
H	I/O2	I/O16	I/O36	I/O56																	V _{CC}	I/O209	I/O228	I/O246	H			
J	GND	I/O17	I/O37	V _{CC}																	I/O192	I/O210	I/O229	I/O247	J			
K	I/O3	I/O18	I/O38	I/O57																	V _{CC}	I/O211	I/O230	GND	K			
L	I/O4	I/O19	I/O39	I/O58																	I/O193	I/O212	I/O231	I/O248	L			
M	I/O5	I/O20	I/O40	I/O59																	I/O194	I/O213	I/O232	I/O249	M			
N	GND	I/O21	I/OCLK0	V _{CC}																	I/O195	I/O214	I/O233	I/OCLK3	N			
P	I/OCLK1	I/O22	I/O41	I/O60																	V _{CC}	I/O215	I/O234	GND	P			
R	I/O6	I/O23	I/O42	I/O61																	I/O196	I/O216	I/O235	I/O250	R			
T	I/O7	I/O24	I/O43	I/O62																	I/O197	I/O216	I/O236	I/O251	T			
U	GND	I/O25	I/O44	V _{CC}																	I/O198	I/O217	I/O237	I/O252	U			
V	I/O8	I/O26	I/O45	I/O63																	V _{CC}	I/O218	I/O238	GND	V			
W	I/O9	I/O27	I/O46	V _{CC}																	I/O199	I/O219	I/O239	I/O253	W			
Y	GND	I/O28	I/O47	I/O64																	V _{CC}	I/O220	I/O240	I/O254	Y			
AA	I/O10	I/O29	I/O48	I/O65																	I/O200	I/O221	I/O241	GND	AA			
AB	NC	I/O30	I/O49	I/O66																	I/O201	I/O222	I/O242	NC	AB			
AC	GND	I/O31	I/O50	TCK	V _{CC}	I/O77	I/O84	I/O91	I/O97	V _{CC}	I/O110	I/O118	I/O124	V _{CC}	I/O138	I/O146	I/O152	V _{CC}	I/O168	I/O172	I/O179	I/O185	V _{CC}	I/O223	I/O243	I/O255	AC	
AD	NC	NC	NC	NC	I/O71	I/O78	I/O85	I/O92	I/O98	I/O105	I/O111	I/O119	I/O125	I/O132	I/O139	I/O147	I/O153	I/O160	I/O167	I/O173	I/O180	I/O186	I/O202	TMS	I/O244	GND	AD	
AE	NC	NC	GND	I/O67	I/O72	I/O79	I/O86	I/O93	I/O99	I/O106	I/O112	I/O120	I/O126	I/O133	I/O140	I/O154	I/O161	I/O168	I/O174	I/O181	I/O187	I/O191	I/O203	NC	GND	NC	AE	
AF	NC	NC	GND	NC	GND	NC	GND	I/O94	I/O100	GND	I/O113	I/O121	I/O127	GND	I/O141	I/O149	I/O155	GND	I/O175	I/O182	GND	I/O204	NC	GND	NC	AF		
26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1			

Pin Designations

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- V_{CC} = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out

20446G-030


Select devices have been discontinued.

See Ordering Information section for product status.

Select devices have been discontinued.
See Ordering Information section for product status.

5V M5 ORDERING INFORMATION^{1,2}

Lattice standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Note:

1. See below for valid device/package combinations.
2. M5-128/1, M5-192/1 and M5-256/1 recommended for new designs.

Valid Combinations		
M5-128/68		YC, VC, YI, VI
M5-128/104		YC ¹ , YI ¹
M5-128/120	Commercial:	YC, YI
M5-192/68	-5, -7, -10, -12, -15	VC, VI
M5-192/120	Industrial:	YC, YI
M5-256/68	-7, -10, -12, -15, -20	VC, VI
M5-256/120		YC, YI
M5-256/160		YC, YI

Device Marking

Actual device marking differs from the ordering part number (OPN). All MACH devices are dual-marked with both Commercial and Industrial grades. The Industrial grade is slower, i.e., M5-512/256-7AC-10AI.

1. M5-128/104-xxYC/1 and M5-128/104-xxYI/1 have been discontinued per PCN #06-07. Contact Rochester Electronics for available inventory.

Valid Combinations		
M5-320/160	Commercial:	YC, YI
M5-320/192		SAC, SAI
M5-384/160	-6, -7, -10, -12, -15	YC, YI
M5-512/160	Industrial:	YC, YI
M5-512/256	-7, -10, -12, -15, -20	SAC, SAI


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Lattice sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Select devices have been discontinued.
See Ordering Information section for product status.

3.3V M5LV ORDERING INFORMATION¹

Lattice standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Note:

1. See below for valid device/package combinations.

Valid Combinations		
M5LV-128/68		VC, VI
M5LV-128/74		VC, VI
M5LV-128/104		VC, VI
M5LV-128/120	Commercial: -5, -7, -10, -12	YC, YI
M5LV-256/68		YC, YI
M5LV-256/74	Industrial: -7, -10, -12, -15	VC, VI
M5LV-256/104		VC, VI
M5LV-256/120		YC, YI
M5LV-256/160		YC, YI

Device Marking

Actual device marking differs from the ordering part number (OPN). All MACH devices are dual-marked with both Commercial and Industrial grades. The Industrial grade is slower, i.e., M5LV-512/256-7AC-10AI.

Valid Combinations		
M5LV-320/120		YC, YI
M5LV-320/160	Commercial: -6, -7, -10, -12, -15	YC, YI
M5LV-384/120		YC, YI
M5LV-384/160		YC, YI
M5LV-512/120	Industrial: -10, -12, -15, -20	YC, YI
M5LV-512/160		YC, YI
M5LV-512/256		SAC, SAI

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Lattice sales office to confirm availability of specific valid combinations and to check on newly released combinations.