

Welcome to E-XFL.COM

Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	-
Number of Macrocells	320
Number of Gates	-
Number of I/O	160
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/m5-320-160-7yc

Table 2. MACH 5 Speed Grades

Device	Speed Grade ¹						
	-5	-6	-7	-10	-12	-15	-20
M5-128 ²			C	C, I	C, I	C, I	I
M5-128/1	C		C, I	C, I	C, I	C, I	I
M5LV-128	C		C, I	C, I	C, I	I	
M5-192/1	C		C, I	C, I	C, I	C, I	I
M5-256 ²			C	C, I	C, I	C, I	I
M5-256/1	C		C, I	C, I	C, I	C, I	I
M5LV-256	C		C, I	C, I	C, I	I	
M5-320		C	C, I	C, I	C, I	C, I	I
M5LV-320		C	C, I	C, I	C, I	C, I	I
M5-384		C	C, I	C, I	C, I	C, I	I
M5LV-384		C	C, I	C, I	C, I	C, I	I
M5-512		C	C, I	C, I	C, I	C, I	I
M5LV-512		C	C, I	C, I	C, I	C, I	I

Note:

1. C = Commercial grade, I = Industrial grade
2. /1 version recommended for new designs

With Lattice’s unique hierarchical architecture, the MACH 5 family provides densities up to 512 macrocells to support full system logic integration. Extensive routing resources ensure pinout retention as well as high utilization. It is ideal for PAL[®] block device integration and a wide range of other applications including high-speed computing, low-power applications, communications, and embedded control. At each macrocell density point, Lattice offers several I/O and package options to meet a wide range of design needs (Table 3).

Table 3. MACH 5 Package and I/O Options ¹

Supply Voltage	M5-128/1 M5LV-128		M5-192/1	M5-256/1 M5LV-256		M5-320 M5LV-320		M5-384 M5LV-384		M5-512 M5LV-512	
	5	3.3	5	5	3.3	5	3.3	5	3.3	5	3.3
100-pin TQFP	68	68, 74	68	68	68*, 74						
100-pin PQFP	68	68*	68*	68*	68						
144-pin TQFP		104			104						
144-pin PQFP	104	104*	104*	104*	104*						
160-pin PQFP	120	120	120	120	120	120*	120	120*	120	120*	120
208-pin PQFP				160	160	160	160	160	160	160	160
240-pin PQFP						184*	184*	184*	184*	184*	184*
256-ball BGA						192	192*	192*	192*	192*	192*
352-ball BGA										256	256

Note:

1. The I/O options indicated with a “*” are obsolete, please contact factory for more information.

Advanced power management options allow designers to incrementally reduce power while maintaining the level of performance needed for today’s complex designs. I/O safety features allow for mixed-voltage design,

Select devices have been discontinued. See Ordering Information section for product status.




Figure 2. PAL Block Structure

20446G-002

Product-Term Array and Logic Allocator

The product-term array uses the same sum-of-products architecture as PAL devices and consists of 32 inputs (plus their complements) and 64 product terms arranged in 16 **clusters**. A cluster is a sum-of-products function with either 3 or 4 product terms.

Logic allocators assign the clusters to macrocells. Each macrocell can accept up to eight clusters of three or four product terms, but a given cluster can only be steered to one macrocell (Table 4). If only three product terms in a cluster are steered, the fourth can be used as an input to an XOR gate for separate logic generation and/or polarity control.

The **wide logic allocator** is comprised of all 16 of the individual logic allocators and acts as an output switch matrix by reassigning logic to macrocells to retain pinout as designs change. The logic allocation scheme in the MACH 5 device allows for the implementation of large equations (up to 32 product terms) with only one pass through the logic array.

Table 4. Product Term Steering Options for PT Clusters and Macrocells

Macrocell	Available Clusters	Macrocell	Available Clusters
M ₀	C ₀ , C ₁ , C ₂ , C ₃ , C ₄	M ₈	C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂
M ₁	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅	M ₉	C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃
M ₂	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆	M ₁₀	C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄
M ₃	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇	M ₁₁	C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₄	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇	M ₁₂	C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₅	C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈	M ₁₃	C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₆	C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ , C ₉	M ₁₄	C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₇	C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀	M ₁₅	C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅


Select devices have been discontinued. See Ordering Information section for product status.

Macrocells

The macrocells for MACH 5 devices consist of a storage element which can be configured for combinatorial, registered or latched operation (Figure 3). The D-type flip-flops can be configured as T-type, J-K, or S-R operation through the use of the XOR gate associated with each macrocell.

Each PAL block has the capability to provide two input registers by using macrocells 0 and 15. In order to use this option, these macrocells must be accessed via the I/O pins associated with macrocells 3 and 12, respectively. Once the macrocell is used as an input register, it cannot be used for logic, so its clusters can be re-directed through the logic allocator to another macrocell. The

I/O pins associated with macrocells 0 and 15 can still be used as input pins. Although the I/O pins for macrocells 3 and 12 are used to connect to the input registers, these macrocells can still be used as “buried” macrocells to drive device logic via the matrix.



20446G-003

Figure 3. Macrocell Diagram

Control Generator

The control generator provides four configurable clock lines and three configurable set/reset lines to each macrocell in a PAL block. Any of the four clock lines and any of the three set/reset lines can be independently selected by any flip-flop within a block. The clock lines can be configured to provide synchronous global (pin) clocks and asynchronous product term clocks, sum term clocks, and latch enables (Figure 4). Three of the four global clocks, as well as two product-term clocks and one sum-term clock, are available per PAL block. Positive or negative edge clocking is available as well as advanced clocking features such as **complementary** and **biphase** clocking. Complementary clocking provides two clock lines exactly 180 degrees out of phase, and is useful in applications such as fast data paths. A biphase clock line clocks flip-flops on both the positive and negative edges of the clock. The configuration options for the four clock lines per PAL block are as follows:

Clock Line 0 Options

- ◆ Global clock (0, 1, 2, or 3) with positive or negative edge clock enable
- ◆ Product-term clock ($A*B*C$)
- ◆ Sum-term clock ($A+B+C$)

Clock Line 1 Options

- ◆ Global clock (0, 1, 2, or 3) with positive edge clock enable
- ◆ Global clock (0, 1, 2, or 3) with negative edge clock enable

Select devices have been discontinued.
See Ordering Information section for product status.

MACH 5 TIMING MODEL

The primary focus of the MACH 5 timing model is to accurately represent the timing in a MACH 5 device, and at the same time, be easy to understand. This model accurately describes all combinatorial and registered paths through the device, making a distinction between **internal feedback** and **external feedback**. A signal uses internal feedback when it is fed back into the switch matrix or block without having to go through the output buffer. The input register specifications are also reported as internal feedback. When a signal is fed back into the switch matrix after having gone through the output buffer, it is using external feedback.

The parameter, t_{BUF} is defined as the time it takes to go through the output buffer to the I/O pad. If a signal goes to the internal feedback rather than to the I/O pad, the parameter designator is followed by an “i”. By adding t_{BUF} to this internal parameter, the external parameter is derived. For example, $t_{PD} = t_{PDi} + t_{BUF}$. A diagram representing the modularized MACH 5 timing model is shown in Figure 7. Refer to the Technical Note entitled *MACH 5 Timing and High Speed Design* for a more detailed discussion about the timing parameters.




Figure 7. MACH 5 Timing Model

20446G-014

Select devices have been discontinued. See Ordering Information section for product status.



MULTIPLE I/O AND DENSITY OPTIONS

The MACH 5 family offers six macrocell densities in a number of I/O options. This allows designers to choose a device close to their logic density and I/O requirements, thus minimizing costs. For the same package type, every density has the same pin-out. With proper design considerations, a design can be moved to a higher or lower density part as required.

IEEE 1149.1 - COMPLIANT BOUNDARY SCAN TESTABILITY

Most MACH 5 devices have boundary scan registers and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more complete board-level testing.

IEEE 1149.1 - COMPLIANT IN-SYSTEM PROGRAMMING

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality, and the ability to make in-field modifications. All MACH 5 devices provide in-system programming (ISP) capability through their IEEE 1149.1-compliant Boundary Scan Test Access Port. By using the IEEE 1149.1-compliant Boundary Scan Test Access Port as the communication interface through which ISP is achieved, customers get the benefit of a standard, well-defined interface.


MACH 5 devices can be programmed across the commercial temperature and voltage range. The PC-based LatticePRO software facilitates in-system programming of MACH 5 devices. LatticePRO software takes the JEDEC file output produced by design implementation software, along with information about the Boundary Scan chain, and creates a set of vectors that are used to drive the Boundary Scan chain. LatticePRO software can use these vectors to drive a Boundary Scan chain via the parallel port of a PC. Alternatively, LatticePRO software can output files in formats understood by common automated test equipment. This equipment can then be used to program MACH 5 devices during the testing of a circuit board.

PCI COMPLIANT

MACH 5 devices in the -5/-6/-7/-10/-12 speed grades are compliant with the *PCI Local Bus Specification* version 2.1, published by the PCI Special Interest Group (SIG). The 5-V devices are fully PCI-compliant. The 3.3-V devices are mostly compliant but do not meet the PCI condition to clamp the inputs as they rise above V_{CC} because of their 5-V input tolerant feature. MACH 5 devices provide the speed, drive, density, output enables and I/Os for the most complex PCI designs.

Select devices have been discontinued.
See Ordering Information section for product status.


MACH 5 PAL BLOCK




Select devices have been discontinued.
See Ordering Information section for product status.

BLOCK DIAGRAM — M5(LV)-128/XXX

SEGMENT 0



SEGMENT INTERCONNECT




SEGMENT 1

20446G-007


Select devices have been discontinued. See Ordering Information section for product status.

BLOCK DIAGRAM — M5-192/XXX




Select devices have been discontinued.
See Ordering Information section for product status.

BLOCK DIAGRAM — M5(LV)-320/XXX



Select devices have been discontinued.
See Ordering Information section for product status.

BLOCK DIAGRAM — M5(LV)-384/XXX



Select devices have been discontinued.
See Ordering Information section for product status.





Figure 9. I_{CC} Curves at High/Low Power Modes

Select devices have been discontinued. See Ordering Information section for product status.

100-PIN PQFP CONNECTION DIAGRAM

Top View

100-Pin PQFP (68 I/O)




*Package obsolete, contact factory.

20446G-016

Select devices have been discontinued. See Ordering Information section for product status.

Pin Designations


- | | |
|--------------------|----------------------------------|
| CLK = Clock | V _{CC} = Supply Voltage |
| GND = Ground | TDI = Test Data In |
| I = Input | TCK = Test Clock |
| I/O = Input/Output | TMS = Test Mode Select |
| NC = No Connect | TDO = Test Data Out |



100-PIN TQFP CONNECTION DIAGRAM – 68 I/O

Top View

100-Pin TQFP (68 I/O)



*Package obsolete, contact factory.


Select devices have been discontinued. See Ordering Information section for product status.

20446G-017

Pin Designations

CLK = Clock
 GND = Ground
 I = Input
 I/O = Input/Output
 NC = No Connect


V_{CC} = Supply Voltage
 TDI = Test Data In
 TCK = Test Clock
 TMS = Test Mode Select
 TDO = Test Data Out



144-PIN PQFP CONNECTION DIAGRAM

Top View

144-Pin PQFP




Select devices have been discontinued. See Ordering Information section for product status.

*Package obsolete, contact factory.

20446G-019

Pin Designations


- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- V_{CC} = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out



144-PIN TQFP CONNECTION DIAGRAM

Top View

144-Pin TQFP




Select devices have been discontinued. See Ordering Information section for product status.

20446G-020


Pin Designations

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- V_{CC} = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out



208-PIN PQFP (WITH INTERNAL HEAT SPREADER) CONNECTION DIAGRAM Top View

208-Pin PQFP (320, 384, 512 Macrocells)




Select devices have been discontinued.
See Ordering Information section for product status.

20446G-024

Pin Designations

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect

- V_{CC} = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out



256-BALL BGA CONNECTION DIAGRAM — M5-320


Bottom View (Macrocell Association)

256-Ball BGA

A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y
GND	GND	3A11	3D15	3D12	GND	3D7	GND	3D3	3D2	GND	2D2	GND	2D7	GND	2D10	2D13	2D15	GND	GND
GND	3B2	3A3	3A8	3A13	3D13	3D9	3D8	3D4	¹³ /CLK3	¹² /CLK2	2D3	2D4	2D8	2D12	2A15	2A13	2A12	2A9	2A7
GND	3B8	V _{CC}	3A2	3A4	3A12	3D14	3D10	3D5	3D0	2D0	2D5	2D9	2D14	2A14	2A10	2A8	V _{CC}	2A3	GND
3B13	3B11	3B3	V _{CC}	TDO	3A7	V _{CC}	3D11	3D6	3D1	2D1	2D6	2D11	V _{CC}	2A11	TMS	V _{CC}	2A6	2A2	2A0
4B14	4B15	3B4	V _{CC}		4B14														
GND	4B11	3B12	3B7		4B8														
4B4	4B6	4B9	4B12		4B4														
GND	4B3	4B5	4B7		4B6														
GND	4B0	4B1	4B2		4B8														
GND	4A0	4A1	4A2		4B4														
GND	4A3	4A5	4A7		4B8														
4A4	4A6	4A9	4A12		4B8														
4A8	4A10	4A13	V _{CC}		4B8														
GND	4A11	4A12	4A7		4B8														
4A14	4A15	4A13	V _{CC}		4B8														
4A14	4A15	4A13	V _{CC}		4B8														
0B13	0B11	0B3	V _{CC}		4B8														
GND	0B8	V _{CC}	0A2		4B8														
0B2	0A3	0A8	0A11		4B8														
GND	0A3	0A8	0A11		4B8														
0D15	0A8	0A8	0A11		4B8														
0D13	0A11	0A2	0A7		4B8														
0D10	0A13	0A4	0A7		4B8														
GND	0D12	0A12	0A7		4B8														
0D7	0D8	0D14	V _{CC}		4B8														
GND	0D4	0D9	0D11		4B8														
0D2	0D3	0D5	0D6		4B8														
GND	¹⁰ /CLK0	0D0	0D1		4B8														
1D2	¹¹ /CLK1	1D0	1D1		4B8														
1D3	1D4	1D5	1D6		4B8														
GND	1D8	1D10	1D11		4B8														
1D7	1D9	1D14	V _{CC}		4B8														
GND	1D13	1A14	1A11		4B8														
1D12	1A15	1A10	TCK		4B8														
1D15	1A12	1A8	V _{CC}		4B8														
1A13	1A9	V _{CC}	1A6		4B8														
GND	1A7	1A3	1A2		4B8														
GND	GND	GND	1A0		4B8														
GND	GND	GND	GND		4B8														

Pin Designations

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- V_{CC} = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out



Select devices have been discontinued. See Ordering Information section for product status.

352-BALL BGA CONNECTION DIAGRAM — M5-512, M5LV-512

Bottom View (I/O Pin-outs)

352-Ball BGA

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y	AA	AB	AC	AD	AE	AF
1	NC	NC	NC	GND	NC	I/O245	GND	I/O246	I/O247	GND	I/O248	I/O249	I ₃ /CLK ₃	GND	I/O250	I/O251	I/O252	GND	I/O253	I/O254	GND	NC	I/O255	GND	NC	NC
2	NC	NC	NC	I/O224	I/O225	I/O226	I/O227	I/O228	I/O229	I/O230	I/O231	I/O232	I/O233	I/O234	I/O235	I/O236	I/O237	I/O238	I/O239	I/O240	I/O241	I/O242	I/O243	I/O244	GND	NC
3	GND	GND	NC	I/O205	I/O206	I/O207	I/O208	I/O209	I/O210	I/O211	I/O212	I/O213	I/O214	I ₂ /CLK ₂	I/O215	I/O216	I/O217	I/O218	I/O219	I/O220	I/O221	I/O222	I/O223	TMS	NC	NC
4	NC	I/O188	NC	TDO	I/O189	I/O190	I/O191	V _{CC}	I/O192	V _{CC}	I/O193	I/O194	I/O195	V _{CC}	I/O196	I/O197	I/O198	V _{CC}	I/O199	V _{CC}	I/O200	I/O201	V _{CC}	I/O202	I/O203	I/O204
5	GND	I/O183	I/O184	V _{CC}	I/O178	I/O176	I/O177	I/O178	I/O170	I/O171	I/O162	I/O156	I/O157	I/O158	I/O159	I/O152	I/O153	I/O154	I/O155	I/O152	I/O153	I/O154	I/O155	I/O152	I/O153	I/O154
6	NC	I/O176	I/O177	I/O178	I/O178	I/O176	I/O177	I/O178	I/O170	I/O171	I/O162	I/O156	I/O157	I/O158	I/O159	I/O146	I/O147	I/O148	I/O149	I/O146	I/O147	I/O148	I/O149	I/O138	I/O139	I/O140
7	GND	I/O169	I/O170	I/O171	I/O171	I/O169	I/O170	I/O171	I/O170	I/O171	I/O162	I/O156	I/O157	I/O158	I/O159	I/O138	I/O139	I/O140	I/O141	I/O138	I/O139	I/O140	I/O141	I/O138	I/O139	I/O140
8	I/O162	I/O163	I/O164	I/O165	I/O165	I/O163	I/O164	I/O165	I/O164	I/O165	I/O162	I/O156	I/O157	I/O158	I/O159	I/O124	I/O125	I/O126	I/O127	I/O124	I/O125	I/O126	I/O127	I/O124	I/O125	I/O126
9	I/O156	I/O157	I/O158	I/O159	I/O159	I/O157	I/O158	I/O159	I/O158	I/O159	I/O156	I/O152	I/O153	I/O154	I/O155	I/O110	I/O111	I/O112	I/O113	I/O110	I/O111	I/O112	I/O113	I/O110	I/O111	I/O112
10	GND	I/O150	I/O151	V _{CC}	V _{CC}	I/O142	I/O143	I/O144	I/O145	I/O142	I/O143	I/O144	I/O145	I/O142	I/O143	I/O144	I/O145	I/O142	I/O143	I/O144	I/O145	I/O142	I/O143	I/O144	I/O145	
11	I/O142	I/O143	I/O144	I/O145	I/O145	I/O142	I/O143	I/O144	I/O145	I/O142	I/O143	I/O144	I/O145	I/O142	I/O143	I/O144	I/O145	I/O142	I/O143	I/O144	I/O145	I/O142	I/O143	I/O144	I/O145	
12	I/O134	I/O135	I/O136	I/O137	I/O137	I/O134	I/O135	I/O136	I/O137	I/O137	I/O134	I/O135	I/O136	I/O137	I/O134	I/O135	I/O136	I/O137	I/O134	I/O135	I/O136	I/O137	I/O134	I/O135	I/O136	
13	I/O128	I/O129	I/O130	I/O131	I/O131	I/O128	I/O129	I/O130	I/O131	I/O131	I/O128	I/O129	I/O130	I/O131	I/O128	I/O129	I/O130	I/O131	I/O128	I/O129	I/O130	I/O131	I/O128	I/O129	I/O130	
14	GND	I/O122	I/O123	V _{CC}	V _{CC}	I/O114	I/O115	I/O116	I/O117	I/O114	I/O115	I/O116	I/O117	I/O114	I/O115	I/O116	I/O117	I/O114	I/O115	I/O116	I/O117	I/O114	I/O115	I/O116	I/O117	
15	I/O114	I/O115	I/O116	I/O117	I/O117	I/O114	I/O115	I/O116	I/O117	I/O117	I/O114	I/O115	I/O116	I/O117	I/O114	I/O115	I/O116	I/O117	I/O114	I/O115	I/O116	I/O117	I/O114	I/O115	I/O116	
16	NC	I/O107	I/O108	I/O109	I/O109	I/O101	I/O102	I/O103	I/O104	I/O101	I/O102	I/O103	I/O104	I/O101	I/O102	I/O103	I/O104	I/O101	I/O102	I/O103	I/O104	I/O101	I/O102	I/O103	I/O104	
17	I/O101	I/O102	I/O103	I/O104	I/O104	I/O101	I/O102	I/O103	I/O104	I/O104	I/O101	I/O102	I/O103	I/O104	I/O101	I/O102	I/O103	I/O104	I/O101	I/O102	I/O103	I/O104	I/O101	I/O102	I/O103	
18	GND	I/O87	I/O88	I/O89	V _{CC}	I/O87	I/O88	I/O89	V _{CC}	I/O87	I/O88	I/O89	V _{CC}	I/O87	I/O88	I/O89	V _{CC}	I/O87	I/O88	I/O89	V _{CC}	I/O87	I/O88	I/O89	V _{CC}	
19	I/O87	I/O88	I/O89	V _{CC}	V _{CC}	I/O87	I/O88	I/O89	V _{CC}	I/O87	I/O88	I/O89	V _{CC}	I/O87	I/O88	I/O89	V _{CC}	I/O87	I/O88	I/O89	V _{CC}	I/O87	I/O88	I/O89	V _{CC}	
20	I/O80	I/O81	I/O82	I/O83	I/O83	I/O80	I/O81	I/O82	I/O83	I/O83	I/O80	I/O81	I/O82	I/O83	I/O83	I/O80	I/O81	I/O82	I/O83	I/O83	I/O80	I/O81	I/O82	I/O83	I/O83	
21	I/O73	I/O74	I/O75	I/O76	I/O76	I/O73	I/O74	I/O75	I/O76	I/O76	I/O73	I/O74	I/O75	I/O76	I/O76	I/O73	I/O74	I/O75	I/O76	I/O76	I/O73	I/O74	I/O75	I/O76	I/O76	
22	GND	I/O68	I/O69	I/O70	V _{CC}	I/O68	I/O69	I/O70	V _{CC}	I/O68	I/O69	I/O70	V _{CC}	I/O68	I/O69	I/O70	V _{CC}	I/O68	I/O69	I/O70	V _{CC}	I/O68	I/O69	I/O70	V _{CC}	
23	I/O51	I/O52	I/O53	V _{CC}	I/O54	I/O55	V _{CC}	I/O56	V _{CC}	I/O51	I/O52	I/O53	V _{CC}	I/O54	I/O55	I/O56	V _{CC}	I/O51	I/O52	I/O53	V _{CC}	I/O54	I/O55	I/O56	V _{CC}	
24	NC	NC	TDI	I/O32	I/O33	I/O34	I/O35	I/O36	I/O37	NC	I/O38	I/O39	I/O40	I/O41	I/O42	I/O43	I/O44	I/O45	I/O46	I/O47	I/O48	I/O49	TCK	NC	NC	NC
25	GND	GND	I/O11	I/O12	I/O13	I/O14	I/O15	I/O16	I/O17	GND	I/O18	I/O19	I/O20	I/O21	I/O22	I/O23	I/O24	I/O25	I/O26	I/O27	I/O28	I/O29	I/O30	I/O31	I/O32	I/O33
26	NC	NC	GND	I/O0	NC	GND	I/O1	I/O2	GND	I/O3	I/O4	I/O5	GND	I/O6	I/O7	I/O8	GND	I/O9	I/O10	I/O11	I/O12	I/O13	I/O14	I/O15	I/O16	I/O17

Pin Designations


- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- V_{CC} = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out

20446G-030

Select devices have been discontinued.
See Ordering Information section for product status.

5V M5 ORDERING INFORMATION^{1,2}

Lattice standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Note:

- See below for valid device/package combinations.
- M5-128/1, M5-192/1 and M5-256/1 recommended for new designs.

Valid Combinations		
M5-128/68	Commercial: -5, -7, -10, -12, -15 Industrial: -7, -10, -12, -15, -20	YC, VC, YI, VI
M5-128/104		YC ¹ , YI ¹
M5-128/120		YC, YI
M5-192/68		VC, VI
M5-192/120		YC, YI
M5-256/68		VC, VI
M5-256/120		YC, YI
M5-256/160		YC, YI

Device Marking

Actual device marking differs from the ordering part number (OPN). All MACH devices are dual-marked with both Commercial and Industrial grades. The Industrial grade is slower, i.e., M5-512/256-7AC-10AI.

1. M5-128/104-xxYC/1 and M5-128/104-xxYI/1 have been discontinued per PCN #06-07. Contact Rochester Electronics for available inventory.

Valid Combinations		
M5-320/160	Commercial: -6, -7, -10, -12, -15 Industrial: -7, -10, -12, -15, -20	YC, YI
M5-320/192		SAC, SAI
M5-384/160		YC, YI
M5-512/160		YC, YI
M5-512/256		SAC, SAI


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Lattice sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Select devices have been discontinued. See Ordering Information section for product status.

3.3V M5LV ORDERING INFORMATION¹

Lattice standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Note:

1. See below for valid device/package combinations.

Valid Combinations		
M5LV-128/68	Commercial: -5, -7, -10, -12 Industrial: -7, -10, -12, -15	VC, VI
M5LV-128/74		VC, VI
M5LV-128/104		VC, VI
M5LV-128/120		YC, YI
M5LV-256/68		YC, YI
M5LV-256/74		VC, VI
M5LV-256/104		VC, VI
M5LV-256/120		YC, YI
M5LV-256/160		YC, YI

Device Marking

Actual device marking differs from the ordering part number (OPN). All MACH devices are dual-marked with both Commercial and Industrial grades. The Industrial grade is slower, i.e., M5LV-512/256-7AC-10AI.

Valid Combinations		
M5LV-320/120	Commercial: -6, -7, -10, -12, -15 Industrial: -10, -12, -15, -20	YC, YI
M5LV-320/160		YC, YI
M5LV-384/120		YC, YI
M5LV-384/160		YC, YI
M5LV-512/120		YC, YI
M5LV-512/160		YC, YI
M5LV-512/256		SAC, SAI

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Lattice sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Select devices have been discontinued. See Ordering Information section for product status.