



Welcome to [E-XFL.COM](#)

[Understanding Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 12 ns |
| Voltage Supply - Internal | 4.5V ~ 5.5V |
| Number of Logic Elements/Blocks | - |
| Number of Macrocells | 384 |
| Number of Gates | - |
| Number of I/O | 160 |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 208-BFQFP |
| Supplier Device Package | 208-PQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/m5-384-160-12yi |

**Select devices have been discontinued.
See Ordering Information section for product status.**

Table 1. MACH 5 Device Features¹

| Feature | M5-128/1 M5LV-128 | | M5-192/1 | | M5-256/1 M5LV-256 | | M5-320 M5LV-320 | | M5-384 M5LV-384 | | M5-512 M5LV-512 | |
|-------------------------------------|----------------------|-----|----------|-----|----------------------|-----|--------------------|-----|--------------------|-----|--------------------|--|
| Supply Voltage (V) | 5 | 3.3 | 5 | 5 | 3.3 | 5 | 3.3 | 5 | 3.3 | 5 | 3.3 | |
| Macrocells | 128 | 128 | 192 | 256 | 256 | 320 | 320 | 384 | 384 | 512 | 512 | |
| Maximum User I/O Pins | 120 | 120 | 120 | 160 | 160 | 192 | 160 | 160 | 160 | 256 | 256 | |
| t _{PD} (ns) | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 6.5 | 6.5 | 6.5 | 6.5 | 6.5 | 6.5 | |
| t _{SS} (ns) | 3.0 | 3.0 | 3.0 | 3.0 | 3.0 | 3.0 | 3.0 | 3.0 | 3.0 | 3.0 | 3.0 | |
| t _{COS} (ns) | 4.5 | 4.5 | 4.5 | 4.5 | 4.5 | 5.0 | 5.0 | 5.0 | 5.0 | 5.0 | 5.0 | |
| f _{CNT} (MHz) | 182 | 182 | 182 | 182 | 182 | 167 | 167 | 167 | 167 | 167 | 167 | |
| Typical Static Power (mA) | 35 | 35 | 45 | 55 | 55 | 70 | 70 | 75 | 75 | 100 | 100 | |
| IEEE 1149.1 Boundary Scan Compliant | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | |
| PCI-Compliant | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | |

Note:

1. "M5-xxxx" is for 5-V devices. "M5LV-xxxx" is for 3.3-V devices.

GENERAL DESCRIPTION

The MACH® 5 family consists of a broad range of high-density and high-I/O Complex Programmable Logic Devices (CPLDs). The fifth-generation MACH architecture yields fast speeds at high CPLD densities, low power, and supports additional features such as in-system programmability, Boundary Scan testability, and advanced clocking options (Table 1). The MACH 5 family offers 5-V (M5-xxx) and 3.3-V (M5LV-xxx) operation.

Manufactured in state-of-the-art ISO 9000 qualified fabrication facilities on E²CMOS process technologies, MACH 5 devices are available with pin-to-pin delays as fast as 5.5 ns (Table 2). The 5.5, 6.5, 7.5, 10, and 12-ns devices are compliant with the *PCI Local Bus Specification*.

Table 2. MACH 5 Speed Grades

| Device | Speed Grade ¹ | | | | | | |
|---------------------|--------------------------|----|------|------|------|------|-----|
| | -5 | -6 | -7 | -10 | -12 | -15 | -20 |
| M5-128 ² | | | C | C, I | C, I | C, I | I |
| M5-128/1 | C | | C, I | C, I | C, I | C, I | I |
| M5LV-128 | C | | C,I | C, I | C, I | I | |
| M5-192/1 | C | | C, I | C, I | C, I | C, I | I |
| M5-256 ² | | | C | C, I | C, I | C, I | I |
| M5-256/1 | C | | C, I | C, I | C, I | C, I | I |
| M5LV-256 | C | | C, I | C, I | C, I | I | |
| M5-320 | | C | C, I | C, I | C, I | C, I | I |
| M5LV-320 | | C | C, I | C, I | C, I | C, I | I |
| M5-384 | | C | C, I | C, I | C, I | C, I | I |
| M5LV-384 | | C | C, I | C, I | C, I | C, I | I |
| M5-512 | | C | C, I | C, I | C, I | C, I | I |
| M5LV-512 | | C | C, I | C, I | C, I | C, I | I |

Note:

1. C = Commercial grade, I = Industrial grade
2. /1 version recommended for new designs

With Lattice's unique hierarchical architecture, the MACH 5 family provides densities up to 512 macrocells to support full system logic integration. Extensive routing resources ensure pinout retention as well as high utilization. It is ideal for PAL® block device integration and a wide range of other applications including high-speed computing, low-power applications, communications, and embedded control. At each macrocell density point, Lattice offers several I/O and package options to meet a wide range of design needs (Table 3).

Table 3. MACH 5 Package and I/O Options¹

| Supply Voltage | M5-128/1 M5LV-128 | | M5-256/1 M5LV-256 | | M5-320 M5LV-320 | | M5-384 M5LV-384 | | M5-512 M5LV-512 | | |
|----------------|----------------------|--------|----------------------|------|--------------------|------|--------------------|------|--------------------|------|------|
| | 5 | 3.3 | 5 | 5 | 3.3 | 5 | 3.3 | 5 | 3.3 | 5 | 3.3 |
| 100-pin TQFP | 68 | 68, 74 | 68 | 68 | 68*, 74 | | | | | | |
| 100-pin PQFP | 68 | 68* | 68* | 68* | 68 | | | | | | |
| 144-pin TQFP | | 104 | | | 104 | | | | | | |
| 144-pin PQFP | 104 | 104* | 104* | 104* | 104* | | | | | | |
| 160-pin PQFP | 120 | 120 | 120 | 120 | 120 | 120* | 120 | 120* | 120 | 120* | 120 |
| 208-pin PQFP | | | | 160 | 160 | 160 | 160 | 160 | 160 | 160 | 160 |
| 240-pin PQFP | | | | | | 184* | 184* | 184* | 184* | 184* | 184* |
| 256-ball BGA | | | | | | 192 | 192* | 192* | 192* | 192* | 192* |
| 352-ball BGA | | | | | | | | | | 256 | 256 |

Note:

1. The I/O options indicated with a "*" are obsolete, please contact factory for more information.

Advanced power management options allow designers to incrementally reduce power while maintaining the level of performance needed for today's complex designs. I/O safety features allow for mixed-voltage design,


Select devices have been discontinued.
See Ordering Information section for product status.

Macrocells

The macrocells for MACH 5 devices consist of a storage element which can be configured for combinatorial, registered or latched operation (Figure 3). The D-type flip-flops can be configured as T-type, J-K, or S-R operation through the use of the XOR gate associated with each macrocell.

Each PAL block has the capability to provide two input registers by using macrocells 0 and 15. In order to use this option, these macrocells must be accessed via the I/O pins associated with macrocells 3 and 12, respectively. Once the macrocell is used as an input register, it cannot be used for logic, so its clusters can be re-directed through the logic allocator to another macrocell. The

I/O pins associated with macrocells 0 and 15 can still be used as input pins. Although the I/O pins for macrocells 3 and 12 are used to connect to the input registers, these macrocells can still be used as “buried” macrocells to drive device logic via the matrix.



20446G-003

Figure 3. Macrocell Diagram

Control Generator

The control generator provides four configurable clock lines and three configurable set/reset lines to each macrocell in a PAL block. Any of the four clock lines and any of the three set/reset lines can be independently selected by any flip-flop within a block. The clock lines can be configured to provide synchronous global (pin) clocks and asynchronous product term clocks, sum term clocks, and latch enables (Figure 4). Three of the four global clocks, as well as two product-term clocks and one sum-term clock, are available per PAL block. Positive or negative edge clocking is available as well as advanced clocking features such as **complementary** and **biphase** clocking. Complementary clocking provides two clock lines exactly 180 degrees out of phase, and is useful in applications such as fast data paths. A biphase clock line clocks flip-flops on both the positive and negative edges of the clock. The configuration options for the four clock lines per PAL block are as follows:

Clock Line 0 Options

- ◆ Global clock (0, 1, 2, or 3) with positive or negative edge clock enable
- ◆ Product-term clock (A^*B^*C)
- ◆ Sum-term clock ($A+B+C$)


Clock Line 1 Options

- ◆ Global clock (0, 1, 2, or 3) with positive edge clock enable
- ◆ Global clock (0, 1, 2, or 3) with negative edge clock enable

Select devices have been discontinued.
See Ordering Information section for product status.

OE Generator

There is one output enable (OE) generator per PAL block that generates two product-term driven output enables. Each I/O cell is simply an output buffer. Each I/O cell within the PAL block can choose to be permanently enabled, permanently disabled, or choose one of the two product term output enables per PAL block (Figure 6).



20446G-006

Figure 6. Output Enable Generator and I/O Cell

MACH 5 TIMING MODEL

The primary focus of the MACH 5 timing model is to accurately represent the timing in a MACH 5 device, and at the same time, be easy to understand. This model accurately describes all combinatorial and registered paths through the device, making a distinction between **internal feedback** and **external feedback**. A signal uses internal feedback when it is fed back into the switch matrix or block without having to go through the output buffer. The input register specifications are also reported as internal feedback. When a signal is fed back into the switch matrix after having gone through the output buffer, it is using external feedback.

The parameter, t_{BUF} is defined as the time it takes to go through the output buffer to the I/O pad. If a signal goes to the internal feedback rather than to the I/O pad, the parameter designator is followed by an “i”. By adding t_{BUF} to this internal parameter, the external parameter is derived. For example, $t_{PD} = t_{PDI} + t_{BUF}$. A diagram representing the modularized MACH 5 timing model is shown in Figure 7. Refer to the Technical Note entitled *MACH 5 Timing and High Speed Design* for a more detailed discussion about the timing parameters.




Figure 7. MACH 5 Timing Model

20446G-014


**Select devices have been discontinued.
See Ordering Information section for product status.**

**Select devices have been discontinued.
See Ordering Information section for product status.**

SECURITY BIT


A programmable security bit is provided on the MACH 5 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

MACH 5 PAL BLOCK




Select devices have been discontinued.
See Ordering Information section for product status.

BLOCK DIAGRAM — M5-192/XXX



**Select devices have been discontinued.
See Ordering Information section for product status.**

BLOCK DIAGRAM — M5(LV)-320/XXX




Select devices have been discontinued.
See Ordering Information section for product status.

BLOCK DIAGRAM — M5(LV)-512/XXX

Continued

SEGMENT 0




SEGMENT 1

SEGMENT 2


**Select devices have been discontinued.
See Ordering Information section for product status.**

BLOCK DIAGRAM — M5(LV)-512/XXX

SEGMENT 5



SEGMENT 6





INTERCONNECT

Continued

SEGMENT 4

SEGMENT 3



**Select devices have been discontinued.
See Ordering Information section for product status.**

Select devices have been discontinued.
See Ordering Information section for product status.

M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹

| | -5 | | -6 | | -7 | | -10 | | -12 | | -15 | | -20 | | Unit | |
|-------------------------------|---|-----|-----|-----|------|-----|------|-----|------|-----|------|-----|------|------|------|----|
| | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | | |
| Combinatorial Delay: | | | | | | | | | | | | | | | | |
| t _{PDI} | Internal combinatorial propagation delay | | 3.5 | | 4.5 | | 5.5 | | 8.0 | | 10.0 | | 13.0 | | 18.0 | ns |
| t _{PD} | Combinatorial propagation delay | | 5.5 | | 6.5 | | 7.5 | | 10.0 | | 12.0 | | 15.0 | | 20.0 | ns |
| Registered Delays: | | | | | | | | | | | | | | | | |
| t _{SS} | Synchronous clock setup time | 3.0 | | 3.0 | | 4.0 | | 5.0 | | 6.0 | | 8.0 | | 10.0 | | ns |
| t _{SA} | Asynchronous clock setup time | 3.0 | | 3.0 | | 4.0 | | 5.0 | | 6.0 | | 7.0 | | 8.0 | | ns |
| t _{HS} | Synchronous clock hold time | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{HA} | Asynchronous clock hold time | 3.0 | | 3.0 | | 4.0 | | 5.0 | | 6.0 | | 7.0 | | 8.0 | | ns |
| t _{COSI} | Synchronous clock to internal output | | 2.5 | | 3.0 | | 4.0 | | 5.0 | | 6.0 | | 8.0 | | 10.0 | ns |
| t _{COS} | Synchronous clock to output | | 4.5 | | 5.0 | | 6.0 | | 7.0 | | 8.0 | | 10.0 | | 12.0 | ns |
| t _{COAi} | Asynchronous clock to internal output | | 6.0 | | 6.0 | | 8.0 | | 10.0 | | 13.0 | | 15.0 | | 18.0 | ns |
| t _{COA} | Asynchronous clock to output | | 8.0 | | 8.0 | | 10.0 | | 12.0 | | 15.0 | | 17.0 | | 20.0 | ns |
| Latched Delays: | | | | | | | | | | | | | | | | |
| t _{SAL} | Latch setup time | 3.0 | | 4.0 | | 4.0 | | 5.0 | | 6.0 | | 7.0 | | 8.0 | | ns |
| t _{HAL} | Latch hold time | 3.0 | | 3.0 | | 4.0 | | 5.0 | | 6.0 | | 7.0 | | 8.0 | | ns |
| t _{PDLi} | Transparent latch internal | | 6.0 | | 7.0 | | 7.0 | | 8.0 | | 9.0 | | 10.0 | | 10.0 | ns |
| t _{PDL} | Propagation delay through transparent latch | | 8.0 | | 9.0 | | 9.0 | | 10.0 | | 11.0 | | 12.0 | | 12.0 | ns |
| t _{GOAi} | Gate to internal output | | 7.0 | | 8.0 | | 8.0 | | 9.0 | | 10.0 | | 11.0 | | 12.0 | ns |
| t _{GOA} | Gate to output | | 9.0 | | 10.0 | | 10.0 | | 11.0 | | 12.0 | | 13.0 | | 14.0 | ns |
| Input Register Delays: | | | | | | | | | | | | | | | | |
| t _{SIRS} | Input register setup time using a synchronous clock | 2.0 | | 2.0 | | 2.0 | | 3.0 | | 3.0 | | 3.0 | | 3.0 | | ns |
| t _{SIRA} | Input register setup time using an asynchronous clock | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{HIRS} | Input register hold time using a synchronous clock | 3.0 | | 3.0 | | 3.0 | | 4.0 | | 4.0 | | 4.0 | | 4.0 | | ns |
| t _{HIRA} | Input register hold time using an asynchronous clock | 6.0 | | 6.0 | | 6.0 | | 7.0 | | 7.0 | | 7.0 | | 7.0 | | ns |
| Input Latch Delays: | | | | | | | | | | | | | | | | |
| t _{SIL} | Input latch setup time | 2.0 | | 2.0 | | 2.0 | | 3.0 | | 3.0 | | 3.0 | | 3.0 | | ns |
| t _{HIL} | Input latch hold time | 6.0 | | 6.0 | | 6.0 | | 7.0 | | 7.0 | | 7.0 | | 7.0 | | ns |
| t _{PDILI} | Transparent input latch | | 5.0 | | 5.0 | | 5.5 | | 6.0 | | 6.0 | | 6.0 | | 6.0 | ns |
| Output Delays: | | | | | | | | | | | | | | | | |
| t _{BUF} | Output buffer delay | | 2.0 | | 2.0 | | 2.0 | | 2.0 | | 2.0 | | 2.0 | | 2.0 | ns |
| t _{SLW} | Slow slew rate delay | | 2.5 | | 2.5 | | 2.5 | | 2.5 | | 2.5 | | 2.5 | | 2.5 | ns |
| t _{EA} | Output enable time | | 7.5 | | 7.5 | | 9.5 | | 10.0 | | 12.0 | | 15.0 | | 20.0 | ns |
| t _{ER} | Output disable time | | 7.5 | | 7.5 | | 9.5 | | 10.0 | | 12.0 | | 15.0 | | 20.0 | ns |

M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹ (CONTINUED)

| | -5 | | -6 | | -7 | | -10 | | -12 | | -15 | | -20 | | Unit | |
|-------------------|---|-----|-----|-----|-----|------|-----|------|-----|------|-----|------|-----|------|------|-----|
| | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | | |
| Frequency: | | | | | | | | | | | | | | | | |
| f_{MAX} | External feedback, PAL block level. Min of $1/(t_{WLS} + t_{WHS})$ or $1/(t_{SS} + t_{COS})$ | 133 | | 125 | | 100 | | 83.3 | | 71.4 | | 55.6 | | 45.5 | | MHz |
| | Internal feedback, PAL block level. Min of $1/(t_{WLS} + t_{WHS})$ or $1/(t_{SS} + t_{COSi})$ | 182 | | 167 | | 125 | | 100 | | 83.3 | | 62.5 | | 50.0 | | MHz |
| | No feedback PAL block level. Min of $1/(t_{WLS} + t_{WHS})$ or $1/(t_{SS} + t_{HS})$ | 200 | | 167 | | 167 | | 125 | | 100 | | 83.3 | | 83.3 | | MHz |
| f_{MAXA} | External feedback, PAL block level. Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SA} + t_{COA})$ | 91 | | 91 | | 71.4 | | 58.8 | | 47.6 | | 41.7 | | 35.7 | | MHz |
| | Internal feedback, PAL block level. Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SA} + t_{COAi})$ | 111 | | 111 | | 83.3 | | 66.7 | | 52.6 | | 45.5 | | 38.5 | | MHz |
| | No feedback, PAL block level. Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SA} + t_{HA})$ | 167 | | 125 | | 125 | | 100 | | 83.3 | | 71.4 | | 62.5 | | MHz |
| f_{MAXI} | Maximum input register frequency $1/(t_{SIRS} + t_{HIRS})$ or $1/(2 \times t_{WICW})$ | 167 | | 125 | | 125 | | 100 | | 83.3 | | 71.4 | | 62.5 | | MHz |

Notes:

1. See "MACH Switching Test Circuits" documentation on the Lattice Data Book CD-ROM or Lattice web site.
2. Numbers in parentheses are for M5-128, M5-192, M5-256.
3. If a signal is used as both a clock and a logic array input, then the maximum input frequency applies ($f_{MAX}/2$).

Select devices have been discontinued.
See Ordering Information section for product status.

Select devices have been discontinued.
See Ordering Information section for product status.

CAPACITANCE¹

| Parameter Symbol | Parameter Description | Test conditions | | Typ | Unit |
|------------------|-----------------------|--------------------------|---|-----|------|
| C_{IN} | I/CLK pin | $V_{IN} = 2.0\text{ V}$ | $3.3\text{ V or }5\text{ V}, 25^\circ\text{ C}, 1\text{ MHz}$ | 12 | pF |
| $C_{I/O}$ | I/O pin | $V_{OUT} = 2.0\text{ V}$ | $3.3\text{ V or }5\text{ V}, 25^\circ\text{ C}, 1\text{ MHz}$ | 10 | pF |

1. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where these parameters may be affected.

I_{CC} vs. FREQUENCY

These curves represent the typical power consumption for a particular device at system frequency. The selected “typical” pattern is a 16-bit up-down counter. This pattern fills the device and exercises every macrocell. Maximum frequency shown uses internal feedback and a D-type register. Power/Speed are optimized to obtain the highest counter frequency and the lowest power. The highest frequency (LSBs) is placed in common PAL blocks, which are set to high power. The lowest frequency signals (MSBs) are placed in a common PAL block and set to lowest power. For a more detailed discussion about MACH 5 power consumption, refer to the application note entitled *MACH 5 Power* in the Application Notes section on the Lattice Data Book CD-ROM or Lattice web site.

I_{CC} CURVES AT HIGH /LOW POWER MODES




Figure 8. I_{CC} Curves at High/Low Power Modes

20446G-048




Figure 9. I_{CC} Curves at High/Low Power Modes


Select devices have been discontinued.
See Ordering Information section for product status.

Select devices have been discontinued.
See Ordering Information section for product status.

100-PIN PQFP CONNECTION DIAGRAM

Top View

100-Pin PQFP (68 I/O)




*Package obsolete, contact factory.

20446G-016

Pin Designations

| | | | |
|-----|----------------|-----------------|--------------------|
| CLK | = Clock | V _{CC} | = Supply Voltage |
| GND | = Ground | TDI | = Test Data In |
| I | = Input | TCK | = Test Clock |
| I/O | = Input/Output | TMS | = Test Mode Select |
| NC | = No Connect | TDO | = Test Data Out |




Select devices have been discontinued.
See Ordering Information section for product status.

100-PIN TQFP CONNECTION DIAGRAM – 74 I/O

Top View

100-Pin TQFP (74 I/O)




20446G-018

Pin Designations

| | |
|-----|----------------|
| CLK | = Clock |
| GND | = Ground |
| I | = Input |
| I/O | = Input/Output |
| NC | = No Connect |

| | |
|-----------------|--------------------|
| V _{CC} | = Supply Voltage |
| TDI | = Test Data In |
| TCK | = Test Clock |
| TMS | = Test Mode Select |
| TDO | = Test Data Out |




Select devices have been discontinued.

See Ordering Information section for product status.

160-PIN PQFP (WITH INTERNAL HEAT SPREADER) CONNECTION DIAGRAM Top View

160-Pin PQFP (320, 384, 512 Macrocells)




*Package obsolete, contact factory.

20446G-022

Pin Designations

| | | | |
|-----|----------------|-----------------|--------------------|
| CLK | = Clock | V _{CC} | = Supply Voltage |
| GND | = Ground | TDI | = Test Data In |
| I | = Input | TCK | = Test Clock |
| I/O | = Input/Output | TMS | = Test Mode Select |
| NC | = No Connect | TDO | = Test Data Out |



256-BALL BGA CONNECTION DIAGRAM — M5-320

Bottom View (I/O Pin-outs)

256-Ball BGA

| | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | | |
|---|-------|----------------------|-----------------|-----------------|-----------------|-------|-----------------|-------|-------|-------|--------|--------|--------|-----------------|-----------------|-----------------|----------------------|-----------------|--------|--------|-----|---|
| A | GND | I/O11 | GND | I/O44 | I/O58 | GND | I/O70 | I/O76 | GND | GND | I/O108 | I/O116 | GND | I/O128 | I/O134 | GND | GND | GND | A | | | |
| B | GND | I/O12 | I/O28 | I/O45 | I/O59 | I/O64 | I/O71 | I/O77 | I/O84 | I/O90 | I/O96 | I/O102 | I/O117 | I/O122 | I/O129 | I/O135 | I/O148 | I/O164 | GND | B | | |
| C | I/O0 | I/O13 | V _{CC} | I/O46 | I/O60 | I/O65 | I/O72 | I/O78 | I/O85 | I/O91 | I/O97 | I/O103 | I/O110 | I/O118 | I/O123 | I/O130 | I/O136 | V _{CC} | I/O165 | I/O181 | C | |
| D | I/O1 | I/O14 | I/O29 | V _{CC} | V _{CC} | I/O66 | V _{CC} | I/O79 | I/O86 | I/O92 | I/O98 | I/O104 | I/O111 | V _{CC} | I/O124 | V _{CC} | V _{CC} | I/O149 | I/O166 | I/O182 | D | |
| E | I/O2 | I/O15 | I/O30 | TDI | | | | | | | | | | | TDO | I/O150 | I/O167 | I/O183 | E | | | |
| F | GND | I/O16 | I/O31 | I/O47 | | | | | | | | | | | I/O137 | I/O151 | I/O168 | GND | F | | | |
| G | I/O3 | I/O17 | I/O32 | V _{CC} | | | | | | | | | | | V _{CC} | I/O152 | I/O169 | I/O184 | G | | | |
| H | GND | I/O18 | I/O33 | I/O48 | | | | | | | | | | | I/O138 | I/O153 | I/O170 | GND | H | | | |
| J | I/O4 | I/O19 | I/O34 | I/O49 | | | | | | | | | | | I/O139 | I/O154 | I/O171 | I/O185 | J | | | |
| K | GND | I/O1CK0 | I/O35 | I/O50 | | | | | | | | | | | I/O140 | I/O155 | I ₃ /CLK3 | I/O186 | K | | | |
| L | I/O5 | I ₁ /CLK1 | I/O36 | I/O51 | | | | | | | | | | | I/O141 | I/O156 | I ₂ /CLK2 | GND | L | | | |
| M | I/O6 | I/O20 | I/O37 | I/O52 | | | | | | | | | | | I/O142 | I/O157 | I/O172 | I/O187 | M | | | |
| N | GND | I/O21 | I/O38 | I/O53 | | | | | | | | | | | I/O143 | I/O158 | I/O173 | GND | N | | | |
| P | I/O7 | I/O22 | I/O39 | V _{CC} | | | | | | | | | | | V _{CC} | I/O159 | I/O174 | I/O188 | P | | | |
| R | GND | I/O23 | I/O40 | I/O54 | | | | | | | | | | | | I/O144 | I/O160 | I/O175 | GND | R | | |
| T | I/O8 | I/O24 | I/O41 | TCK | | | | | | | | | | | TMS | I/O161 | I/O176 | I/O189 | T | | | |
| U | I/O9 | I/O25 | I/O42 | V _{CC} | V _{CC} | I/O67 | V _{CC} | I/O80 | I/O87 | I/O93 | I/O99 | I/O105 | I/O112 | V _{CC} | I/O125 | V _{CC} | V _{CC} | I/O162 | I/O177 | I/O190 | U | |
| V | I/O10 | I/O26 | V _{CC} | I/O55 | I/O61 | I/O68 | I/O73 | I/O81 | I/O88 | I/O94 | I/O100 | I/O106 | I/O113 | I/O119 | I/O126 | I/O131 | I/O145 | V _{CC} | I/O178 | I/O191 | V | |
| W | GND | I/O27 | I/O43 | I/O56 | I/O62 | I/O69 | I/O74 | I/O82 | I/O89 | I/O95 | I/O101 | I/O107 | I/O114 | I/O120 | I/O127 | I/O132 | I/O146 | I/O163 | I/O179 | GND | W | |
| Y | GND | GND | GND | I/O57 | I/O63 | GND | I/O75 | I/O83 | GND | GND | GND | GND | GND | I/O115 | I/O121 | GND | I/O133 | I/O147 | GND | I/O180 | GND | Y |

Select devices have been discontinued.
See Ordering Information section for product status.

256-BALL BGA CONNECTION DIAGRAM — M5-320

Bottom View (Macrocell Association)

256-Ball BGA

| | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | |
|---|------|----------|-----------------|-----------------|-----------------|------|-----------------|------|------|------|------|------|------|-----------------|------|-----------------|------|-----------------|------|------|---|
| A | GND | 0B2 | GND | 0B13 | 4A14 | GND | 4A8 | 4A4 | GND | GND | GND | 4B4 | 4B8 | GND | 4B14 | 3B13 | GND | GND | GND | A | |
| B | GND | 0A3 | 0B8 | 0B11 | 4A15 | 4A11 | 4A10 | 4A6 | 4A3 | 4A0 | 4B0 | 4B3 | 4B6 | 4B10 | 4B11 | 4B15 | 3B11 | 3B8 | 3B2 | GND | B |
| C | 0D15 | 0A8 | V _{CC} | 0B3 | 0B4 | 0B12 | 4A13 | 4A9 | 4A5 | 4A1 | 4B1 | 4B5 | 4B9 | 4B13 | 3B12 | 3B4 | 3B3 | V _{CC} | 3A3 | 3A11 | C |
| D | 0D13 | 0A11 | 0A2 | V _{CC} | V _{CC} | 0B7 | V _{CC} | 4A12 | 4A7 | 4A2 | 4B2 | 4B7 | 4B12 | V _{CC} | 3B7 | V _{CC} | 3A2 | 3A8 | 3D15 | D | |
| E | 0D10 | 0A13 | 0A4 | TDI | | | | | | | | | | | | TDO | 3A4 | 3A13 | 3D12 | E | |
| F | GND | 0D12 | 0A12 | 0A7 | | | | | | | | | | | | 3A7 | 3A12 | 3D13 | GND | F | |
| G | 0D7 | 0D8 | 0D14 | V _{CC} | | | | | | | | | | | | V _{CC} | 3D14 | 3D9 | 3D7 | G | |
| H | GND | 0D4 | 0D9 | 0D11 | | | | | | | | | | | | 3D11 | 3D10 | 3D8 | GND | H | |
| J | 0D2 | 0D3 | 0D5 | 0D6 | | | | | | | | | | | | 3D6 | 3D5 | 3D4 | 3D3 | J | |
| K | GND | I/O/CLK0 | 0D0 | 0D1 | | | | | | | | | | | | 3D1 | 3D0 | I/O/CLK3 | 3D2 | K | |
| L | 1D2 | I/O/CLK1 | 1D0 | 1D1 | | | | | | | | | | | | 2D1 | 2D0 | I/O/CLK2 | GND | L | |
| M | 1D3 | 1D4 | 1D5 | 1D6 | | | | | | | | | | | | 2D6 | 2D5 | 2D3 | 2D2 | M | |
| N | GND | 1D8 | 1D10 | 1D11 | | | | | | | | | | | | 2D11 | 2D9 | 2D4 | GND | N | |
| P | 1D7 | 1D9 | 1D14 | V _{CC} | | | | | | | | | | | | V _{CC} | 2D14 | 2D8 | 2D7 | P | |
| R | GND | 1D13 | 1A14 | 1A11 | | | | | | | | | | | | 2A11 | 2A14 | 2D12 | GND | R | |
| T | 1D12 | 1A15 | 1A10 | TCK | | | | | | | | | | | | TMS | 2A10 | 2A15 | 2D10 | T | |
| U | 1D15 | 1A12 | 1A8 | V _{CC} | V _{CC} | 1A4 | V _{CC} | 1B3 | 1B8 | 1B13 | 2B13 | 2B8 | 2B3 | V _{CC} | 2A4 | V _{CC} | 2A8 | 2A13 | 2D13 | U | |
| V | 1A13 | 1A9 | V _{CC} | 1A6 | 1A5 | 1A1 | 1B2 | 1B6 | 1B10 | 1B14 | 2B14 | 2B10 | 2B6 | 2B2 | 2A1 | 2A5 | 2A6 | V _{CC} | 2A12 | 2D15 | V |
| W | GND | 1A7 | 1A3 | 1A2 | 1B0 | 1B4 | 1B5 | 1B9 | 1B12 | 1B15 | 2B15 | 2B12 | 2B9 | 2B5 | 2B4 | 2B0 | 2A2 | 2A3 | 2A9 | GND | W |
| Y | GND | GND | GND | 1A0 | 1B1 | GND | 1B7 | 1B11 | GND | GND | 2B11 | 2B7 | GND | 2B1 | 2A0 | GND | 2A7 | GND | Y | | |
| | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | |

Pin Designations

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- V_{CC} = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out

The diagram shows a grid of pins from 4 to 15. A bracket labeled "Macrocell (0-15)" covers pins 4 through 15. Another bracket labeled "PAL Block (A-D)" covers pins 4 through 15. A third bracket labeled "Segment (0-4)" covers pins 4 through 15.

Select devices have been discontinued.
See Ordering Information section for product status.