



Welcome to [E-XFL.COM](https://www.e-xfl.com)


Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	-
Number of Macrocells	512
Number of Gates	-
Number of I/O	256
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	352-LBGA
Supplier Device Package	352-SBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/m5-512-256-10sac



20446G-002

Figure 2. PAL Block Structure

Product-Term Array and Logic Allocator

The product-term array uses the same sum-of-products architecture as PAL devices and consists of 32 inputs (plus their complements) and 64 product terms arranged in 16 **clusters**. A cluster is a sum-of-products function with either 3 or 4 product terms.

Logic allocators assign the clusters to macrocells. Each macrocell can accept up to eight clusters of three or four product terms, but a given cluster can only be steered to one macrocell (Table 4). If only three product terms in a cluster are steered, the fourth can be used as an input to an XOR gate for separate logic generation and/or polarity control.

The **wide logic allocator** is comprised of all 16 of the individual logic allocators and acts as an output switch matrix by reassigning logic to macrocells to retain pinout as designs change. The logic allocation scheme in the MACH 5 device allows for the implementation of large equations (up to 32 product terms) with only one pass through the logic array.

Table 4. Product Term Steering Options for PT Clusters and Macrocells

Macrocell	Available Clusters	Macrocell	Available Clusters
M ₀	C ₀ , C ₁ , C ₂ , C ₃ , C ₄	M ₈	C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂
M ₁	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅	M ₉	C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃
M ₂	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆	M ₁₀	C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄
M ₃	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇	M ₁₁	C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₄	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇	M ₁₂	C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₅	C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈	M ₁₃	C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₆	C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ , C ₉	M ₁₄	C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₇	C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀	M ₁₅	C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅


Select devices have been discontinued.
See Ordering Information section for product status.

Macrocells

The macrocells for MACH 5 devices consist of a storage element which can be configured for combinatorial, registered or latched operation (Figure 3). The D-type flip-flops can be configured as T-type, J-K, or S-R operation through the use of the XOR gate associated with each macrocell.

Each PAL block has the capability to provide two input registers by using macrocells 0 and 15. In order to use this option, these macrocells must be accessed via the I/O pins associated with macrocells 3 and 12, respectively. Once the macrocell is used as an input register, it cannot be used for logic, so its clusters can be re-directed through the logic allocator to another macrocell. The

I/O pins associated with macrocells 0 and 15 can still be used as input pins. Although the I/O pins for macrocells 3 and 12 are used to connect to the input registers, these macrocells can still be used as “buried” macrocells to drive device logic via the matrix.



20446G-003

Figure 3. Macrocell Diagram

Control Generator

The control generator provides four configurable clock lines and three configurable set/reset lines to each macrocell in a PAL block. Any of the four clock lines and any of the three set/reset lines can be independently selected by any flip-flop within a block. The clock lines can be configured to provide synchronous global (pin) clocks and asynchronous product term clocks, sum term clocks, and latch enables (Figure 4). Three of the four global clocks, as well as two product-term clocks and one sum-term clock, are available per PAL block. Positive or negative edge clocking is available as well as advanced clocking features such as **complementary** and **biphase** clocking. Complementary clocking provides two clock lines exactly 180 degrees out of phase, and is useful in applications such as fast data paths. A biphase clock line clocks flip-flops on both the positive and negative edges of the clock. The configuration options for the four clock lines per PAL block are as follows:

Clock Line 0 Options

- ◆ Global clock (0, 1, 2, or 3) with positive or negative edge clock enable
- ◆ Product-term clock ($A*B*C$)
- ◆ Sum-term clock ($A+B+C$)

Clock Line 1 Options

- ◆ Global clock (0, 1, 2, or 3) with positive edge clock enable
- ◆ Global clock (0, 1, 2, or 3) with negative edge clock enable

Select devices have been discontinued.
See Ordering Information section for product status.




SECURITY BIT

A programmable security bit is provided on the MACH 5 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.


**Select devices have been discontinued.
See Ordering Information section for product status.**

MACH 5 PAL BLOCK



Select devices have been discontinued.
See Ordering Information section for product status.


BLOCK DIAGRAM — M5(LV)-256/XXX



Select devices have been discontinued.
See Ordering Information section for product status.

20446G-009


BLOCK DIAGRAM — M5(LV)-320/XXX



Select devices have been discontinued.
See Ordering Information section for product status.

20446G-010

BLOCK DIAGRAM — M5(LV)-384/XXX




20446G-011

Select devices have been discontinued.
See Ordering Information section for product status.

BLOCK DIAGRAM — M5(LV)-512/XXX


Continued



Select devices have been discontinued.
See Ordering Information section for product status.

20446G-012

BLOCK DIAGRAM — M5(LV)-512/XXX



Continued

Select devices have been discontinued.
See Ordering Information section for product status.

20446G-013

ABSOLUTE MAXIMUM RATINGS

M5

Storage Temperature. -65°C to +150°C
 Device Junction
 Temperature (Note 1) +130°C or +150°C
 Supply Voltage
 with Respect to Ground -0.5 V to +7.0 V
 DC Input Voltage -0.5 V to 5.5 V
 Static Discharge Voltage 2000 V
 Latchup Current (-40°C to +85°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)
 Operating in Free Air. 0°C to +70°C
 Supply Voltage (V_{CC})
 with Respect to Ground. +4.75 V to +5.25 V

Industrial (I) Devices

Ambient Temperature (T_A)
 Operating in Free Air. -40°C to +85°C
 Supply Voltage (V_{CC})
 with Respect to Ground. +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Select devices have been discontinued.
See Ordering Information section for product status.

5-V DC CHARACTERISTICS OVER OPERATING RANGES

Parameter Symbol	Parameter Description	Test Description	Min	Typ	Max	Unit
V_{OH}	Output HIGH Voltage (For M5-128/1, M5-192/1, M5-256/1, M5-320, M5-384, M5-512 Devices)	$I_{OH} = -3.2 \text{ mA}$, $V_{CC} = \text{Min}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
		$I_{OH} = -100 \mu\text{A}$, $V_{CC} = \text{Max}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$		3.3	3.6	V
	Output HIGH Voltage (For M5-128, M5-192, M5-256 Devices)	$I_{OH} = -3.2 \text{ mA}$, $V_{CC} = \text{Min}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
		$I_{OH} = -2.5 \text{ mA}$, $V_{CC} = 5.25 \text{ V}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$			3.6	V
V_{OL}	Output LOW Voltage (Note 2)	$I_{OL} = +16 \text{ mA}$, $V_{CC} = \text{Min}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0			V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)			0.8	V
I_{IH}	Input HIGH Leakage Current	$V_{IN} = 5.25$, $V_{CC} = \text{Max}$ (Note 4)			10	μA
I_{IL}	Input LOW Leakage Current	$V_{IN} = 0$, $V_{CC} = \text{Max}$ (Note 4)			-10	μA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25$, $V_{CC} = \text{Max}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 4)			10	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0$, $V_{CC} = \text{Max}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 4)			-10	μA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5 V_{CC} = \text{Max}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 5)	-30		-180	mA

Note:

- 150° for M5-128, M5-192 and M5-256 devices. 130° for M5-128/1, M5-192/1, M5-256/1, M5-320, M5-384 and M5-512 devices.
- Total I_{OL} between ground pins should not exceed 64 mA.
- These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
- I/O pin leakage is the worst case of I_{IL} and I_{OZL} or I_{IH} and I_{OZH} .
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.

ABSOLUTE MAXIMUM RATINGS

M5LV

Storage Temperature. -65°C to +150°C
 Device Junction Temperature. +130°C
 Supply Voltage
 with Respect to Ground -0.5 V to +4.5 V
 DC Input Voltage -0.5 V to 5.5 V
 Static Discharge Voltage 2000 V
 Latchup Current (-40°C to +85°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)
 Operating in Free Air. 0°C to +70°C
 Supply Voltage (V_{CC})
 with Respect to Ground. +3.0 V to +3.6 V

Industrial (I) Devices

Ambient Temperature (T_A)
 Operating in Free Air. -40°C to +85°C
 Supply Voltage (V_{CC})
 with Respect to Ground. +3.0 V to +3.6 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

Select devices have been discontinued.
See Ordering Information section for product status.

3.3-V DC CHARACTERISTICS OVER OPERATING RANGES

Parameter Symbol	Parameter Description	Test Description		Min	Max	Unit
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -100 \mu A$	$V_{CC} - 0.2$		V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = 3.2 \text{ mA}$	2.4		V
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 100 \mu A$		0.2	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 16 \text{ mA (Note 1)}$		0.5	V
V_{IH}	Input HIGH Voltage	$V_{OUT} \geq V_{OH} \text{ Min or } V_{OUT} \leq V_{OL} \text{ Max (Note 2)}$		2.0	5.5	V
V_{IL}	Input LOW Voltage	$V_{OUT} \geq V_{OH} \text{ Min or } V_{OUT} \leq V_{OL} \text{ Max (Note 2)}$		-0.3	0.8	V
I_{IH}	Input HIGH Leakage Current	$V_{IN} = 3.6, V_{CC} = \text{Max (Note 3)}$			10	μA
I_{IL}	Input LOW Leakage Current	$V_{IN} = 0, V_{CC} = \text{Max (Note 3)}$			-10	μA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 3.6, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			10	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			-10	μA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5 V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 4)}$		-15	-160	mA

Notes:

1. Total I_{OL} between ground pins should not exceed 64 mA.
2. These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
3. I/O pin leakage is the worst case of I_{IL} and I_{OZL} or I_{IH} and I_{OZH} .
4. Not more than one output should be shorted at one time. Duration of the short-circuit should not exceed one second.

M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹

		-5		-6		-7		-10		-12		-15		-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Combinatorial Delay:																
t _{PDi}	Internal combinatorial propagation delay		3.5		4.5		5.5		8.0		10.0		13.0		18.0	ns
t _{PD}	Combinatorial propagation delay		5.5		6.5		7.5		10.0		12.0		15.0		20.0	ns
Registered Delays:																
t _{SS}	Synchronous clock setup time	3.0		3.0		4.0		5.0		6.0		8.0		10.0		ns
t _{SA}	Asynchronous clock setup time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t _{HS}	Synchronous clock hold time	0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
t _{HA}	Asynchronous clock hold time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t _{COSi}	Synchronous clock to internal output		2.5		3.0		4.0		5.0		6.0		8.0		10.0	ns
t _{COS}	Synchronous clock to output		4.5		5.0		6.0		7.0		8.0		10.0		12.0	ns
t _{COAi}	Asynchronous clock to internal output		6.0		6.0		8.0		10.0		13.0		15.0		18.0	ns
t _{COA}	Asynchronous clock to output		8.0		8.0		10.0		12.0		15.0		17.0		20.0	ns
Latched Delays:																
t _{SAL}	Latch setup time	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{HAL}	Latch hold time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t _{PDLi}	Transparent latch internal		6.0		7.0		7.0		8.0		9.0		10.0		10.0	ns
t _{PDL}	Propagation delay through transparent latch		8.0		9.0		9.0		10.0		11.0		12.0		12.0	ns
t _{GOAi}	Gate to internal output		7.0		8.0		8.0		9.0		10.0		11.0		12.0	ns
t _{GOA}	Gate to output		9.0		10.0		10.0		11.0		12.0		13.0		14.0	ns
Input Register Delays:																
t _{SIRS}	Input register setup time using a synchronous clock	2.0		2.0		2.0		3.0		3.0		3.0		3.0		ns
t _{SIRA}	Input register setup time using an asynchronous clock	0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
t _{HIRS}	Input register hold time using a synchronous clock	3.0		3.0		3.0		4.0		4.0		4.0		4.0		ns
t _{HIRA}	Input register hold time using an asynchronous clock	6.0		6.0		6.0		7.0		7.0		7.0		7.0		ns
Input Latch Delays:																
t _{SIL}	Input latch setup time	2.0		2.0		2.0		3.0		3.0		3.0		3.0		ns
t _{HIL}	Input latch hold time	6.0		6.0		6.0		7.0		7.0		7.0		7.0		ns
t _{PDILi}	Transparent input latch		5.0		5.0		5.5		6.0		6.0		6.0		6.0	ns
Output Delays:																
t _{BUF}	Output buffer delay		2.0		2.0		2.0		2.0		2.0		2.0		2.0	ns
t _{SLW}	Slow slew rate delay		2.5		2.5		2.5		2.5		2.5		2.5		2.5	ns
t _{EA}	Output enable time		7.5		7.5		9.5		10.0		12.0		15.0		20.0	ns
t _{ER}	Output disable time		7.5		7.5		9.5		10.0		12.0		15.0		20.0	ns

Select devices have been discontinued.
See Ordering Information section for product status.

M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹ (CONTINUED)

		-5		-6		-7		-10		-12		-15		-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Frequency:																
f _{MAX}	External feedback, PAL block level. Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SS} + t _{COS})	133		125		100		83.3		71.4		55.6		45.5		MHz
	Internal feedback, PAL block level. Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SS} + t _{COSi})	182		167		125		100		83.3		62.5		50.0		MHz
	No feedback PAL block level. Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SS} + t _{HS})	200		167		167		125		100		83.3		83.3		MHz
f _{MAXA}	External feedback, PAL block level. Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SA} + t _{COA})	91		91		71.4		58.8		47.6		41.7		35.7		MHz
	Internal feedback, PAL block level. Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SA} + t _{COAi})	111		111		83.3		66.7		52.6		45.5		38.5		MHz
	No feedback, PAL block level. Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SA} + t _{HA})	167		125		125		100		83.3		71.4		62.5		MHz
f _{MAXI}	Maximum input register frequency 1/(t _{SIRS} +t _{HIRS}) or 1/(2 x t _{WICW})	167		125		125		100		83.3		71.4		62.5		MHz

Notes:


1. See "MACH Switching Test Circuits" documentation on the Lattice Data Book CD-ROM or Lattice web site.
2. Numbers in parentheses are for M5-128, M5-192, M5-256.
3. If a signal is used as both a clock and a logic array input, then the maximum input frequency applies ($f_{MAX}/2$).

Select devices have been discontinued.
See Ordering Information section for product status.

100-PIN TQFP CONNECTION DIAGRAM – 68 I/O

Top View

100-Pin TQFP (68 I/O)



*Package obsolete, contact factory.


Select devices have been discontinued.
See Ordering Information section for product status.

20446G-017

Pin Designations


CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect

V_{CC} = Supply Voltage
TDI = Test Data In
TCK = Test Clock
TMS = Test Mode Select
TDO = Test Data Out



Top View

100-Pin TQFP (74 I/O)




**Select devices have been discontinued.
See Ordering Information section for product status.**

20446G-018

Pin Designations

CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect

V _{CC}	=	Supply Voltage
TDI	=	Test Data In
TCK	=	Test Clock
TMS	=	Test Mode Select
TDO	=	Test Data Out




160-PIN PQFP CONNECTION DIAGRAM

Top View

160-Pin PQFP (128, 192, 256 Macrocells)

Select devices have been discontinued.
See Ordering Information section for product status.




20446G-021

Pin Designations

CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect

V_{CC} = Supply Voltage
TDI = Test Data In
TCK = Test Clock
TMS = Test Mode Select
TDO = Test Data Out



208-PIN PQFP CONNECTION DIAGRAM

Top View

208-Pin PQFP (256 Macrocells)




Select devices have been discontinued.
See Ordering Information section for product status.

20446G-023

11

Pin Designations

CLK	=	Clock
GND	=	Ground
I	=	Input
I/O	=	Input/Output
NC	=	No Connect
V _{CC}	=	Supply Voltage
TDI	=	Test Data In
TCK	=	Test Clock
TMS	=	Test Mode Select
TDO	=	Test Data Out



**Select devices have been discontinued.
See Ordering Information for product status.**

352-BALL BGA CONNECTION DIAGRAM — M5-512, M5LV-512


Bottom View (Macrocell Association)

352-Ball BGA

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y	AA	AB	AC	AD	AE	AF																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1	NC	NC	NC	GND	NC	5A12	GND	5D15	5D11	GND	5D6	5D3	13/CLK3	GND	4D1	4D5	4D9	GND	4A15	4A13	GND	NC	4A6	GND	NC	NC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
2	NC	NC	NC	5A2	5A5	5A9	5A14	5A15	5D13	5D10	5D8	5D4	5D0	4D0	4D2	4D6	4D10	4D13	4A15	4A12	4A9	4A8	4A3	4A1	GND	NC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
3	GND	GND	NC	5A1	5A4	5A7	5A8	5A10	5A13	5D14	5D9	5D5	5D1	12/CLK2	4D4	4D7	4D11	4D14	4A14	4A10	4A7	4A5	4A2	TMS	NC	NC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
4	NC	6A14	NC	TDO	5A0	5A3	5A6	V _{CC}	5A11	V _{CC}	5D12	5D7	5D2	V _{CC}	4D3	4D8	4D12	V _{CC}	4A11	V _{CC}	4A4	4A0	V _{CC}	3A15	3A13	3A12																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
5	GND	6A12	6A13	V _{CC}	Pin Designations CLK = Clock GND = Ground I = Input I/O = Input/Output NC = No Connect V_{CC} = Supply Voltage TDI = Test Data In TCK = Test Clock TMS = Test Mode Select TDO = Test Data Out 7 D 15 Segment (0-7) PAL Block (A-D) Macrocell (0-15)	3A14	3A10	3A6	3A2	V _{CC}	3B3	3B7	3B11	3B14	2B11	2B7	2B3	V _{CC}	2A3	2A7	2A11	2A5	2A1	GND	2A15	V _{CC}	TCK	1A1	1A2	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9	1D10	1D11	1D12	1D13	1D14	1D15	GND	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9	1A10	1A11	1A12	1A13	1A14	1A15	1D0	1D1	1D2	1D3	1D4	1D5	

Pin Designations

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- V_{CC} = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out



20446G-031

Select devices have been discontinued.
See Ordering Information section for product status.

5V M5 ORDERING INFORMATION^{1,2}

Lattice standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Note:

- See below for valid device/package combinations.
- M5-128/1, M5-192/1 and M5-256/1 recommended for new designs.

Valid Combinations		
M5-128/68	Commercial: -5, -7, -10, -12, -15 Industrial: -7, -10, -12, -15, -20	YC, VC, YI, VI
M5-128/104		YC ¹ , YI ¹
M5-128/120		YC, YI
M5-192/68		VC, VI
M5-192/120		YC, YI
M5-256/68		VC, VI
M5-256/120		YC, YI
M5-256/160		YC, YI

Device Marking

Actual device marking differs from the ordering part number (OPN). All MACH devices are dual-marked with both Commercial and Industrial grades. The Industrial grade is slower, i.e., M5-512/256-7AC-10AI.

1. M5-128/104-xxYC/1 and M5-128/104-xxYI/1 have been discontinued per PCN #06-07. Contact Rochester Electronics for available inventory.

Valid Combinations		
M5-320/160	Commercial: -6, -7, -10, -12, -15	YC, YI
M5-320/192		SAC, SAI
M5-384/160		YC, YI
M5-512/160	Industrial: -7, -10, -12, -15, -20	YC, YI
M5-512/256		SAC, SAI

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Lattice sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Select devices have been discontinued.
See Ordering Information section for product status.