



Welcome to [E·XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	128
Number of Gates	-
Number of I/O	68
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/m5lv-128-68-10vi



Table 1. MACH 5 Device Features ¹

Feature	M5-128/1 M5LV-128		M5-192/1	M5-256/1 M5LV-256		M5-320 M5LV-320		M5-384 M5LV-384		M5-512 M5LV-512	
Supply Voltage (V)	5	3.3	5	5	3.3	5	3.3	5	3.3	5	3.3
Macrocells	128	128	192	256	256	320	320	384	384	512	512
Maximum User I/O Pins	120	120	120	160	160	192	160	160	160	256	256
t _{PD} (ns)	5.5	5.5	5.5	5.5	5.5	6.5	6.5	6.5	6.5	6.5	6.5
t _{SS} (ns)	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0
t _{COS} (ns)	4.5	4.5	4.5	4.5	4.5	5.0	5.0	5.0	5.0	5.0	5.0
f _{CNT} (MHz)	182	182	182	182	182	167	167	167	167	167	167
Typical Static Power (mA)	35	35	45	55	55	70	70	75	75	100	100
IEEE 1149.1 Boundary Scan Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PCI-Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes

Note:

1. "M5-xxx" is for 5-V devices. "M5LV-xxx" is for 3.3-V devices.

GENERAL DESCRIPTION

The MACH[®] 5 family consists of a broad range of high-density and high-I/O Complex Programmable Logic Devices (CPLDs). The fifth-generation MACH architecture yields fast speeds at high CPLD densities, low power, and supports additional features such as in-system programmability, Boundary Scan testability, and advanced clocking options (Table 1). The MACH 5 family offers 5-V (M5-xxx) and 3.3-V (M5LV-xxx) operation.

Manufactured in state-of-the-art ISO 9000 qualified fabrication facilities on E²CMOS process technologies, MACH 5 devices are available with pin-to-pin delays as fast as 5.5 ns (Table 2). The 5.5, 6.5, 7.5, 10, and 12-ns devices are compliant with the *PCI Local Bus Specification*.

Select devices have been discontinued.
See Ordering Information section for product status.

Table 2. MACH 5 Speed Grades

Device	Speed Grade ¹						
	-5	-6	-7	-10	-12	-15	-20
M5-128 ²			C	C, I	C, I	C, I	I
M5-128/1	C		C, I	C, I	C, I	C, I	I
M5LV-128	C		C, I	C, I	C, I	I	
M5-192/1	C		C, I	C, I	C, I	C, I	I
M5-256 ²			C	C, I	C, I	C, I	I
M5-256/1	C		C, I	C, I	C, I	C, I	I
M5LV-256	C		C, I	C, I	C, I	I	
M5-320		C	C, I	C, I	C, I	C, I	I
M5LV-320		C	C, I	C, I	C, I	C, I	I
M5-384		C	C, I	C, I	C, I	C, I	I
M5LV-384		C	C, I	C, I	C, I	C, I	I
M5-512		C	C, I	C, I	C, I	C, I	I
M5LV-512		C	C, I	C, I	C, I	C, I	I

Note:

1. C = Commercial grade, I = Industrial grade
2. /1 version recommended for new designs

With Lattice's unique hierarchical architecture, the MACH 5 family provides densities up to 512 macrocells to support full system logic integration. Extensive routing resources ensure pinout retention as well as high utilization. It is ideal for PAL[®] block device integration and a wide range of other applications including high-speed computing, low-power applications, communications, and embedded control. At each macrocell density point, Lattice offers several I/O and package options to meet a wide range of design needs (Table 3).

Table 3. MACH 5 Package and I/O Options ¹

	M5-128/1 M5LV-128		M5-192/1	M5-256/1 M5LV-256		M5-320 M5LV-320		M5-384 M5LV-384		M5-512 M5LV-512	
	5	3.3		5	3.3	5	3.3	5	3.3	5	3.3
100-pin TQFP	68	68, 74	68	68	68*, 74						
100-pin PQFP	68	68*	68*	68*	68						
144-pin TQFP		104			104						
144-pin PQFP	104	104*	104*	104*	104*						
160-pin PQFP	120	120	120	120	120	120*	120	120*	120	120*	120
208-pin PQFP				160	160	160	160	160	160	160	160
240-pin PQFP						184*	184*	184*	184*	184*	184*
256-ball BGA						192	192*	192*	192*	192*	192*
352-ball BGA										256	256

Note:

1. The I/O options indicated with a "*" are obsolete, please contact factory for more information.

Advanced power management options allow designers to incrementally reduce power while maintaining the level of performance needed for today's complex designs. I/O safety features allow for mixed-voltage design,

Select devices have been discontinued.
See Ordering Information section for product status.

and both the 3.3-V and the 5-V device versions are in-system programmable through an IEEE 1149.1 Test Access Port (TAP) interface.

FUNCTIONAL DESCRIPTION

The MACH 5 architecture consists of PAL blocks connected by two levels of interconnect. The **block interconnect** provides routing among 4 PAL blocks. This grouping of PAL blocks joined by the block interconnect is called a **segment**. The second level of interconnect, the **segment interconnect**, ties all of the segments together. The only logic difference between any two MACH 5 devices is the number of segments. Therefore, once a designer is familiar with one device, consistent performance can be expected across the entire family. All devices have four clock pins available which can also be used as logic inputs.




Figure 1. MACH 5 Block Diagram

20446G-001


The MACH 5 PAL blocks consist of the elements listed below (Figure 2). While each PAL block resembles an independent PAL device, it has superior control and logic generation capabilities.

- ◆ I/O cells
- ◆ Product-term array and Logic Allocator
- ◆ Macrocells
- ◆ Register control generator
- ◆ Output enable generator

I/O Cells

The I/Os associated with each PAL block have a path directly back to that PAL block called **local feedback**. If the I/O is used in another PAL block, the **interconnect feeder** assigns a **block interconnect** line to that signal. The interconnect feeder acts as an input switch matrix. The block and segment interconnects provide connections between any two signals in a device. The **block feeder** assigns block interconnect lines and local feedback lines to the PAL block inputs.

Select devices have been discontinued.
See Ordering Information section for product status.



20446G-002

Figure 2. PAL Block Structure

Product-Term Array and Logic Allocator

The product-term array uses the same sum-of-products architecture as PAL devices and consists of 32 inputs (plus their complements) and 64 product terms arranged in 16 **clusters**. A cluster is a sum-of-products function with either 3 or 4 product terms.


Logic allocators assign the clusters to macrocells. Each macrocell can accept up to eight clusters of three or four product terms, but a given cluster can only be steered to one macrocell (Table 4). If only three product terms in a cluster are steered, the fourth can be used as an input to an XOR gate for separate logic generation and/or polarity control.

The **wide logic allocator** is comprised of all 16 of the individual logic allocators and acts as an output switch matrix by reassigning logic to macrocells to retain pinout as designs change. The logic allocation scheme in the MACH 5 device allows for the implementation of large equations (up to 32 product terms) with only one pass through the logic array.

Table 4. Product Term Steering Options for PT Clusters and Macrocells

Macrocell	Available Clusters	Macrocell	Available Clusters
M ₀	C ₀ , C ₁ , C ₂ , C ₃ , C ₄	M ₈	C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂
M ₁	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅	M ₉	C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃
M ₂	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆	M ₁₀	C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄
M ₃	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇	M ₁₁	C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₄	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇	M ₁₂	C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₅	C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈	M ₁₃	C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₆	C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ , C ₉	M ₁₄	C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₇	C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀	M ₁₅	C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅

Select devices have been discontinued.
See Ordering Information section for product status.



MULTIPLE I/O AND DENSITY OPTIONS

The MACH 5 family offers six macrocell densities in a number of I/O options. This allows designers to choose a device close to their logic density and I/O requirements, thus minimizing costs. For the same package type, every density has the same pin-out. With proper design considerations, a design can be moved to a higher or lower density part as required.

IEEE 1149.1 - COMPLIANT BOUNDARY SCAN TESTABILITY

Most MACH 5 devices have boundary scan registers and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more complete board-level testing.

IEEE 1149.1 - COMPLIANT IN-SYSTEM PROGRAMMING

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality, and the ability to make in-field modifications. All MACH 5 devices provide in-system programming (ISP) capability through their IEEE 1149.1-compliant Boundary Scan Test Access Port. By using the IEEE 1149.1-compliant Boundary Scan Test Access Port as the communication interface through which ISP is achieved, customers get the benefit of a standard, well-defined interface.

MACH 5 devices can be programmed across the commercial temperature and voltage range. The PC-based LatticePRO software facilitates in-system programming of MACH 5 devices. LatticePRO software takes the JEDEC file output produced by design implementation software, along with information about the Boundary Scan chain, and creates a set of vectors that are used to drive the Boundary Scan chain. LatticePRO software can use these vectors to drive a Boundary Scan chain via the parallel port of a PC. Alternatively, LatticePRO software can output files in formats understood by common automated test equipment. This equipment can then be used to program MACH 5 devices during the testing of a circuit board.

PCI COMPLIANT

MACH 5 devices in the -5/-6/-7/-10/-12 speed grades are compliant with the *PCI Local Bus Specification* version 2.1, published by the PCI Special Interest Group (SIG). The 5-V devices are fully PCI-compliant. The 3.3-V devices are mostly compliant but do not meet the PCI condition to clamp the inputs as they rise above V_{CC} because of their 5-V input tolerant feature. MACH 5 devices provide the speed, drive, density, output enables and I/Os for the most complex PCI designs.

Select devices have been discontinued.
See Ordering Information section for product status.




SECURITY BIT

A programmable security bit is provided on the MACH 5 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.


**Select devices have been discontinued.
See Ordering Information section for product status.**

MACH 5 PAL BLOCK




Select devices have been discontinued.
See Ordering Information section for product status.

BLOCK DIAGRAM — M5(LV)-320/XXX



**Select devices have been discontinued.
See Ordering Information section for product status.**


BLOCK DIAGRAM — M5(LV)-384/XXX



20446G-011

Select devices have been discontinued.
See Ordering Information section for product status.

BLOCK DIAGRAM — M5(LV)-512/XXX



Continued

Select devices have been discontinued.
See Ordering Information section for product status.

ABSOLUTE MAXIMUM RATINGS

M5LV

Storage Temperature. -65°C to +150°C
 Device Junction Temperature. +130°C
 Supply Voltage
 with Respect to Ground -0.5 V to +4.5 V
 DC Input Voltage -0.5 V to 5.5 V
 Static Discharge Voltage 2000 V
 Latchup Current (-40°C to +85°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)
 Operating in Free Air. 0°C to +70°C
 Supply Voltage (V_{CC})
 with Respect to Ground. +3.0 V to +3.6 V

Industrial (I) Devices

Ambient Temperature (T_A)
 Operating in Free Air. -40°C to +85°C
 Supply Voltage (V_{CC})
 with Respect to Ground. +3.0 V to +3.6 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

Select devices have been discontinued.
See Ordering Information section for product status.

3.3-V DC CHARACTERISTICS OVER OPERATING RANGES

Parameter Symbol	Parameter Description	Test Description		Min	Max	Unit
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -100 \mu A$	$V_{CC} - 0.2$		V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = 3.2 \text{ mA}$	2.4		V
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 100 \mu A$		0.2	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 16 \text{ mA (Note 1)}$		0.5	V
V_{IH}	Input HIGH Voltage	$V_{OUT} \geq V_{OH} \text{ Min or } V_{OUT} \leq V_{OL} \text{ Max (Note 2)}$		2.0	5.5	V
V_{IL}	Input LOW Voltage	$V_{OUT} \geq V_{OH} \text{ Min or } V_{OUT} \leq V_{OL} \text{ Max (Note 2)}$		-0.3	0.8	V
I_{IH}	Input HIGH Leakage Current	$V_{IN} = 3.6, V_{CC} = \text{Max (Note 3)}$			10	μA
I_{IL}	Input LOW Leakage Current	$V_{IN} = 0, V_{CC} = \text{Max (Note 3)}$			-10	μA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 3.6, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			10	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			-10	μA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5 V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 4)}$		-15	-160	mA

Notes:

1. Total I_{OL} between ground pins should not exceed 64 mA.
2. These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
3. I/O pin leakage is the worst case of I_{IL} and I_{OZL} or I_{IH} and I_{OZH} .
4. Not more than one output should be shorted at one time. Duration of the short-circuit should not exceed one second.

M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹


		-5		-6		-7		-10		-12		-15		-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Combinatorial Delay:																
t _{PDi}	Internal combinatorial propagation delay		3.5		4.5		5.5		8.0		10.0		13.0		18.0	ns
t _{PD}	Combinatorial propagation delay		5.5		6.5		7.5		10.0		12.0		15.0		20.0	ns
Registered Delays:																
t _{SS}	Synchronous clock setup time	3.0		3.0		4.0		5.0		6.0		8.0		10.0		ns
t _{SA}	Asynchronous clock setup time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t _{HS}	Synchronous clock hold time	0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
t _{HA}	Asynchronous clock hold time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t _{COSi}	Synchronous clock to internal output		2.5		3.0		4.0		5.0		6.0		8.0		10.0	ns
t _{COS}	Synchronous clock to output		4.5		5.0		6.0		7.0		8.0		10.0		12.0	ns
t _{COAi}	Asynchronous clock to internal output		6.0		6.0		8.0		10.0		13.0		15.0		18.0	ns
t _{COA}	Asynchronous clock to output		8.0		8.0		10.0		12.0		15.0		17.0		20.0	ns
Latched Delays:																
t _{SAL}	Latch setup time	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{HAL}	Latch hold time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t _{PDLi}	Transparent latch internal		6.0		7.0		7.0		8.0		9.0		10.0		10.0	ns
t _{PDL}	Propagation delay through transparent latch		8.0		9.0		9.0		10.0		11.0		12.0		12.0	ns
t _{GOAi}	Gate to internal output		7.0		8.0		8.0		9.0		10.0		11.0		12.0	ns
t _{GOA}	Gate to output		9.0		10.0		10.0		11.0		12.0		13.0		14.0	ns
Input Register Delays:																
t _{SIRS}	Input register setup time using a synchronous clock	2.0		2.0		2.0		3.0		3.0		3.0		3.0		ns
t _{SIRA}	Input register setup time using an asynchronous clock	0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
t _{HIRS}	Input register hold time using a synchronous clock	3.0		3.0		3.0		4.0		4.0		4.0		4.0		ns
t _{HIRA}	Input register hold time using an asynchronous clock	6.0		6.0		6.0		7.0		7.0		7.0		7.0		ns
Input Latch Delays:																
t _{SIL}	Input latch setup time	2.0		2.0		2.0		3.0		3.0		3.0		3.0		ns
t _{HIL}	Input latch hold time	6.0		6.0		6.0		7.0		7.0		7.0		7.0		ns
t _{PDILi}	Transparent input latch		5.0		5.0		5.5		6.0		6.0		6.0		6.0	ns
Output Delays:																
t _{BUF}	Output buffer delay		2.0		2.0		2.0		2.0		2.0		2.0		2.0	ns
t _{SLW}	Slow slew rate delay		2.5		2.5		2.5		2.5		2.5		2.5		2.5	ns
t _{EA}	Output enable time		7.5		7.5		9.5		10.0		12.0		15.0		20.0	ns
t _{ER}	Output disable time		7.5		7.5		9.5		10.0		12.0		15.0		20.0	ns

Select devices have been discontinued.
See Ordering Information section for product status.

100-PIN TQFP CONNECTION DIAGRAM – 68 I/O

Top View

100-Pin TQFP (68 I/O)



*Package obsolete, contact factory.


Select devices have been discontinued.
See Ordering Information section for product status.

20446G-017

Pin Designations

CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect


V_{CC} = Supply Voltage
TDI = Test Data In
TCK = Test Clock
TMS = Test Mode Select
TDO = Test Data Out



144-PIN PQFP CONNECTION DIAGRAM

Top View

144-Pin PQFP



Select devices have been discontinued.
See Ordering Information section for product status.


*Package obsolete, contact factory.

20446G-019

Pin Designations

CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect

V_{CC} = Supply Voltage
TDI = Test Data In
TCK = Test Clock
TMS = Test Mode Select
TDO = Test Data Out




160-PIN PQFP CONNECTION DIAGRAM

Top View

160-Pin PQFP (128, 192, 256 Macrocells)


Select devices have been discontinued.
See Ordering Information section for product status.



Pin Designations

CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect


V_{CC} = Supply Voltage
TDI = Test Data In
TCK = Test Clock
TMS = Test Mode Select
TDO = Test Data Out



208-PIN PQFP CONNECTION DIAGRAM

Top View

208-Pin PQFP (256 Macrocells)



Select devices have been discontinued.
See Ordering Information section for product status.

20446G-023

256-BALL BGA CONNECTION DIAGRAM — M5-320

Bottom View (Macrocell Association)

256-Ball BGA

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y				
1	GND	GND	3A11	3D15	3D12	GND	3D7	GND	3D3	3D2	GND	2D2	GND	2D7	GND	2D10	2D13	2D15	GND	GND	1			
2	GND	3B2	3A3	3A8	3A13	3D13	3D9	3D8	3D4	13/CLK3	12/CLK2	2D3	2D4	2D8	2D12	2A15	2A13	2A12	2A9	2A7	2			
3	GND	3B8	V _{CC}	3A2	3A4	3A12	3D14	3D10	3D5	3D0	2D0	2D5	2D9	2D14	2A14	2A10	2A8	V _{CC}	2A3	GND	3			
4	3B13	3B11	3B3	V _{CC}	TDO	3A7	V _{CC}	3D11	3D6	3D1	2D1	2D6	2D11	V _{CC}	2A11	TMS	V _{CC}	2A6	2A2	2A0	4			
5	4B14	4B15	3B4	V _{CC}	Pin Designations CLK = Clock GND = Ground I = Input I/O = Input/Output NC = No Connect V_{CC} = Supply Voltage TDI = Test Data In TCK = Test Clock TMS = Test Mode Select TDO = Test Data Out 4 D 15 Macrocell (0-15) PAL Block (A-D) Segment (0-4)	4B8	4B10	4B13	V _{CC}	4B4	4B6	4B9	4B12	GND	4A4	4A6	4A9	4A12	4A7	4A2	4B2	4B7	4B1	5
6	GND	4B11	3B12	3B7		4B8	4B10	4B13	V _{CC}	4B4	4B6	4B9	4B12	GND	4A4	4A6	4A9	4A12	4A7	4A2	4B2	6		
7	4B8	4B10	4B13	V _{CC}		4B8	4B10	4B13	V _{CC}	4B4	4B6	4B9	4B12	GND	4A4	4A6	4A9	4A12	4A7	4A2	4B2	7		
8	4B4	4B6	4B9	4B12		4B4	4B6	4B9	4B12	GND	4A4	4A6	4A9	4A12	4A7	4A2	4B2	4B7	4B1	5	8			
9	GND	4B3	4B5	4B7		GND	4B3	4B5	4B7	GND	4A0	4A3	4A5	4A7	4A2	4B2	4B7	4B1	5	9				
10	GND	4B0	4B1	4B2		GND	4B0	4B1	4B2	GND	4A0	4A3	4A5	4A7	4A2	4B2	4B7	4B1	5	10				
11	GND	4A0	4A1	4A2		GND	4A0	4A1	4A2	GND	4A4	4A6	4A9	4A12	4A7	4A2	4B2	4B7	4B1	5	11			
12	GND	4A3	4A5	4A7		GND	4A3	4A5	4A7	GND	4A4	4A6	4A9	4A12	4A7	4A2	4B2	4B7	4B1	5	12			
13	4A4	4A6	4A9	4A12		4A4	4A6	4A9	4A12	4A4	4A6	4A9	4A12	4A7	4A2	4B2	4B7	4B1	5	13				
14	4A8	4A10	4A13	V _{CC}		4A8	4A10	4A13	V _{CC}	4A4	4A6	4A9	4A12	4A7	4A2	4B2	4B7	4B1	5	14				
15	GND	4A11	0B12	0B7	GND	4A11	0B12	0B7	GND	4A4	4A6	4A9	4A12	4A7	4A2	4B2	4B7	4B1	5	15				
16	4A14	4A15	0B4	V _{CC}	4A14	4A15	0B4	V _{CC}	4A4	4A6	4A9	4A12	4A7	4A2	4B2	4B7	4B1	5	16					
17	0B13	0B11	0B3	V _{CC}	0B13	0B11	0B3	V _{CC}	4A4	4A6	4A9	4A12	4A7	4A2	4B2	4B7	4B1	5	17					
18	GND	0B8	V _{CC}	0A2	GND	0B8	V _{CC}	0A2	0A4	0A7	V _{CC}	0D11	0D6	0D1	1D1	1D6	1D11	V _{CC}	1A11	TCK	18			
19	0B2	0A3	0A8	0A11	0B2	0A3	0A8	0A11	0A4	0A7	V _{CC}	0D11	0D6	0D1	1D1	1D6	1D11	V _{CC}	1A11	TCK	19			
20	GND	GND	0D15	0D13	0D10	GND	0D7	GND	0D2	GND	1D2	1D3	GND	1D7	GND	1D12	1D15	1A13	GND	GND	20			
A																								
B																								
C																								
D																								
E																								
F																								
G																								
H																								
J																								
K																								
L																								
M																								
N																								
P																								
R																								
T																								
U																								
V																								
W																								
Y																								

Select devices have been discontinued.
See Ordering Information section for product status.

352-BALL BGA CONNECTION DIAGRAM — M5-512, M5LV-512

Bottom View (I/O Pin-outs)

352-Ball BGA

		A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y	AA	AB	AC	AD	AE	AF																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
1		NC	NC	NC	GND	NC	I/O189	I/O190	I/O191	V _{CC}	I/O192	V _{CC}	I/O193	I/O194	I/O195	V _{CC}	I/O196	I/O197	I/O198	V _{CC}	I/O199	V _{CC}	I/O200	I/O201	I/O222	NC	I/O243	I/O255																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
2		NC	NC	NC	I/O205	I/O224	I/O206	I/O225	I/O207	I/O226	I/O208	I/O227	I/O209	I/O228	I/O210	I/O229	I/O211	I/O230	I/O212	I/O231	I/O213	I/O232	I/O214	I/O233	I/O215	I/O234	I/O216	I/O235	I/O217	I/O236	I/O218	I/O237	I/O238	I/O219	I/O239	I/O240	I/O241	I/O242	I/O243	I/O244	I/O245																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
3		GND	GND	NC	NC	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O142	I/O134	I/O128	I/O129	I/O122	I/O114	NC	I/O107	I/O101	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	I/O188	I/O183	I/O176	I/O169	I/O163	I/O157	I/O150	I/O143	I/O135	I/O134	I/O142	GND	I/O156	I/O162	GND	NC

Pin Designations


- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- V_{CC} = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out

20446G-030

Select devices have been discontinued.
See Ordering Information section for product status.

3.3V M5LV ORDERING INFORMATION¹

Lattice standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Note:

1. See below for valid device/package combinations.

Valid Combinations		
M5LV-128/68	Commercial: -5, -7, -10, -12	VC, VI
M5LV-128/74		VC, VI
M5LV-128/104		VC, VI
M5LV-128/120		YC, YI
M5LV-256/68	Industrial: -7, -10, -12, -15	YC, YI
M5LV-256/74		VC, VI
M5LV-256/104		VC, VI
M5LV-256/120		YC, YI
M5LV-256/160		YC, YI

Device Marking

Actual device marking differs from the ordering part number (OPN). All MACH devices are dual-marked with both Commercial and Industrial grades. The Industrial grade is slower, i.e., M5LV-512/256-7AC-10AI.

Valid Combinations		
M5LV-320/120	Commercial: -6, -7, -10, -12, -15	YC, YI
M5LV-320/160		YC, YI
M5LV-384/120		YC, YI
M5LV-384/160		YC, YI
M5LV-512/120	Industrial: -10, -12, -15, -20	YC, YI
M5LV-512/160		YC, YI
M5LV-512/256		SAC, SAI

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Lattice sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Select devices have been discontinued.
See Ordering Information section for product status.