

Welcome to [E-XFL.COM](#)**Understanding Embedded - CPLDs (Complex Programmable Logic Devices)**

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

**Applications of Embedded - CPLDs****Details**

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	5.5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	128
Number of Gates	-
Number of I/O	68
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/m5lv-128-68-5vc">https://www.e-xfl.com/product-detail/lattice-semiconductor/m5lv-128-68-5vc</a>

**Select devices have been discontinued.  
See Ordering Information section for product status.**

**Table 1. MACH 5 Device Features<sup>1</sup>**

Feature	M5-128/1 M5LV-128		M5-192/1		M5-256/1 M5LV-256		M5-320 M5LV-320		M5-384 M5LV-384		M5-512 M5LV-512	
Supply Voltage (V)	5	3.3	5	5	3.3	5	3.3	5	3.3	5	3.3	
Macrocells	128	128	192	256	256	320	320	384	384	512	512	
Maximum User I/O Pins	120	120	120	160	160	192	160	160	160	256	256	
t <sub>PD</sub> (ns)	5.5	5.5	5.5	5.5	5.5	6.5	6.5	6.5	6.5	6.5	6.5	
t <sub>SS</sub> (ns)	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	
t <sub>COS</sub> (ns)	4.5	4.5	4.5	4.5	4.5	5.0	5.0	5.0	5.0	5.0	5.0	
f <sub>CNT</sub> (MHz)	182	182	182	182	182	167	167	167	167	167	167	
Typical Static Power (mA)	35	35	45	55	55	70	70	75	75	100	100	
IEEE 1149.1 Boundary Scan Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	
PCI-Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	

**Note:**

1. "M5-xxxx" is for 5-V devices. "M5LV-xxxx" is for 3.3-V devices.

## GENERAL DESCRIPTION

The MACH® 5 family consists of a broad range of high-density and high-I/O Complex Programmable Logic Devices (CPLDs). The fifth-generation MACH architecture yields fast speeds at high CPLD densities, low power, and supports additional features such as in-system programmability, Boundary Scan testability, and advanced clocking options (Table 1). The MACH 5 family offers 5-V (M5-xxx) and 3.3-V (M5LV-xxx) operation.


Manufactured in state-of-the-art ISO 9000 qualified fabrication facilities on E<sup>2</sup>CMOS process technologies, MACH 5 devices are available with pin-to-pin delays as fast as 5.5 ns (Table 2). The 5.5, 6.5, 7.5, 10, and 12-ns devices are compliant with the *PCI Local Bus Specification*.

Select devices have been discontinued.  
See Ordering Information section for product status.

and both the 3.3-V and the 5-V device versions are in-system programmable through an IEEE 1149.1 Test Access Port (TAP) interface.

## FUNCTIONAL DESCRIPTION

The MACH 5 architecture consists of PAL blocks connected by two levels of interconnect. The **block interconnect** provides routing among 4 PAL blocks. This grouping of PAL blocks joined by the block interconnect is called a **segment**. The second level of interconnect, the **segment interconnect**, ties all of the segments together. The only logic difference between any two MACH 5 devices is the number of segments. Therefore, once a designer is familiar with one device, consistent performance can be expected across the entire family. All devices have four clock pins available which can also be used as logic inputs.



20446G-001

Figure 1. MACH 5 Block Diagram

The MACH 5 PAL blocks consist of the elements listed below (Figure 2). While each PAL block resembles an independent PAL device, it has superior control and logic generation capabilities.

- ◆ I/O cells
- ◆ Product-term array and Logic Allocator
- ◆ Macrocells
- ◆ Register control generator
- ◆ Output enable generator

### I/O Cells

The I/Os associated with each PAL block have a path directly back to that PAL block called **local feedback**. If the I/O is used in another PAL block, the **interconnect feeder** assigns a **block interconnect** line to that signal. The interconnect feeder acts as an input switch matrix. The block and segment interconnects provide connections between any two signals in a device. The **block feeder** assigns block interconnect lines and local feedback lines to the PAL block inputs.


- ◆ Global clock (0, 1, 2, or 3) with positive and negative edge clock enable (biphase)

### Clock Line 2 Options

- ◆ Global clock (0, 1, 2, or 3) with clock enable


### Clock Line 3 Options

- ◆ Complement of clock line 2 (same clock enable)
- ◆ Product-term clock (if clock line 2 does not use clock enable)



20446G-004

**Figure 4. Clock Generator**



20446G-005

**Figure 5. Set/Reset Generator**


The set/reset generation portion of the control generator (Figure 5) creates three set/reset lines for the PAL block. Each macrocell can choose one of these three lines or choose no set/reset at all. All three lines can be configured for product term set/reset and two of the three lines can be configured as sum term set/reset and one of the lines can be configured as product-term or sum-term latch enable. While the set/reset signals are generated in the control generator, whether that signal sets or resets a flip-flop is determined within the individual macrocell. The same signal can set one flip-flop and reset another. PT2 or /PT2 can also be used as a latch enable for macrocells configured as latches.

Select devices have been discontinued.  
See Ordering Information section for product status.

Select devices have been discontinued.  
See Ordering Information section for product status.

## OE Generator

There is one output enable (OE) generator per PAL block that generates two product-term driven output enables. Each I/O cell is simply an output buffer. Each I/O cell within the PAL block can choose to be permanently enabled, permanently disabled, or choose one of the two product term output enables per PAL block (Figure 6).



20446G-006

Figure 6. Output Enable Generator and I/O Cell

## MACH 5 TIMING MODEL

The primary focus of the MACH 5 timing model is to accurately represent the timing in a MACH 5 device, and at the same time, be easy to understand. This model accurately describes all combinatorial and registered paths through the device, making a distinction between **internal feedback** and **external feedback**. A signal uses internal feedback when it is fed back into the switch matrix or block without having to go through the output buffer. The input register specifications are also reported as internal feedback. When a signal is fed back into the switch matrix after having gone through the output buffer, it is using external feedback.

The parameter,  $t_{BUF}$  is defined as the time it takes to go through the output buffer to the I/O pad. If a signal goes to the internal feedback rather than to the I/O pad, the parameter designator is followed by an “i”. By adding  $t_{BUF}$  to this internal parameter, the external parameter is derived. For example,  $t_{PD} = t_{PDI} + t_{BUF}$ . A diagram representing the modularized MACH 5 timing model is shown in Figure 7. Refer to the Technical Note entitled *MACH 5 Timing and High Speed Design* for a more detailed discussion about the timing parameters.




Figure 7. MACH 5 Timing Model

20446G-014


**Select devices have been discontinued.  
See Ordering Information section for product status.**

Select devices have been discontinued.  
See Ordering Information section for product status.

## SECURITY BIT

A programmable security bit is provided on the MACH 5 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

## BLOCK DIAGRAM — M5(LV)-320/XXX



Select devices have been discontinued.  
See Ordering Information section for product status.

Select devices have been discontinued.  
See Ordering Information section for product status.

## M5(LV) TIMING PARAMETERS OVER OPERATING RANGES<sup>1</sup>

	-5		-6		-7		-10		-12		-15		-20		Unit	
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
<b>Combinatorial Delay:</b>																
t <sub>PDI</sub>	Internal combinatorial propagation delay		3.5		4.5		5.5		8.0		10.0		13.0		18.0	ns
t <sub>PD</sub>	Combinatorial propagation delay		5.5		6.5		7.5		10.0		12.0		15.0		20.0	ns
<b>Registered Delays:</b>																
t <sub>SS</sub>	Synchronous clock setup time	3.0		3.0		4.0		5.0		6.0		8.0		10.0		ns
t <sub>SA</sub>	Asynchronous clock setup time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t <sub>HS</sub>	Synchronous clock hold time	0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
t <sub>HA</sub>	Asynchronous clock hold time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t <sub>COSI</sub>	Synchronous clock to internal output		2.5		3.0		4.0		5.0		6.0		8.0		10.0	ns
t <sub>COS</sub>	Synchronous clock to output		4.5		5.0		6.0		7.0		8.0		10.0		12.0	ns
t <sub>COAi</sub>	Asynchronous clock to internal output		6.0		6.0		8.0		10.0		13.0		15.0		18.0	ns
t <sub>COA</sub>	Asynchronous clock to output		8.0		8.0		10.0		12.0		15.0		17.0		20.0	ns
<b>Latched Delays:</b>																
t <sub>SAL</sub>	Latch setup time	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t <sub>HAL</sub>	Latch hold time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t <sub>PDLi</sub>	Transparent latch internal		6.0		7.0		7.0		8.0		9.0		10.0		10.0	ns
t <sub>PDL</sub>	Propagation delay through transparent latch		8.0		9.0		9.0		10.0		11.0		12.0		12.0	ns
t <sub>GOAi</sub>	Gate to internal output		7.0		8.0		8.0		9.0		10.0		11.0		12.0	ns
t <sub>GOA</sub>	Gate to output		9.0		10.0		10.0		11.0		12.0		13.0		14.0	ns
<b>Input Register Delays:</b>																
t <sub>SIRS</sub>	Input register setup time using a synchronous clock	2.0		2.0		2.0		3.0		3.0		3.0		3.0		ns
t <sub>SIRA</sub>	Input register setup time using an asynchronous clock	0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
t <sub>HIRS</sub>	Input register hold time using a synchronous clock	3.0		3.0		3.0		4.0		4.0		4.0		4.0		ns
t <sub>HIRA</sub>	Input register hold time using an asynchronous clock	6.0		6.0		6.0		7.0		7.0		7.0		7.0		ns
<b>Input Latch Delays:</b>																
t <sub>SIL</sub>	Input latch setup time	2.0		2.0		2.0		3.0		3.0		3.0		3.0		ns
t <sub>HIL</sub>	Input latch hold time	6.0		6.0		6.0		7.0		7.0		7.0		7.0		ns
t <sub>PDILI</sub>	Transparent input latch		5.0		5.0		5.5		6.0		6.0		6.0		6.0	ns
<b>Output Delays:</b>																
t <sub>BUF</sub>	Output buffer delay		2.0		2.0		2.0		2.0		2.0		2.0		2.0	ns
t <sub>SLW</sub>	Slow slew rate delay		2.5		2.5		2.5		2.5		2.5		2.5		2.5	ns
t <sub>EA</sub>	Output enable time		7.5		7.5		9.5		10.0		12.0		15.0		20.0	ns
t <sub>ER</sub>	Output disable time		7.5		7.5		9.5		10.0		12.0		15.0		20.0	ns

## M5(LV) TIMING PARAMETERS OVER OPERATING RANGES<sup>1</sup> (CONTINUED)

	-5		-6		-7		-10		-12		-15		-20		Unit	
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
<b>Frequency:</b>																
$f_{MAX}$	External feedback, PAL block level. Min of $1/(t_{WLS} + t_{WHS})$ or $1/(t_{SS} + t_{COS})$	133		125		100		83.3		71.4		55.6		45.5		MHz
	Internal feedback, PAL block level. Min of $1/(t_{WLS} + t_{WHS})$ or $1/(t_{SS} + t_{COSi})$	182		167		125		100		83.3		62.5		50.0		MHz
	No feedback PAL block level. Min of $1/(t_{WLS} + t_{WHS})$ or $1/(t_{SS} + t_{HS})$	200		167		167		125		100		83.3		83.3		MHz
$f_{MAXA}$	External feedback, PAL block level. Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SA} + t_{COA})$	91		91		71.4		58.8		47.6		41.7		35.7		MHz
	Internal feedback, PAL block level. Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SA} + t_{COAi})$	111		111		83.3		66.7		52.6		45.5		38.5		MHz
	No feedback, PAL block level. Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SA} + t_{HA})$	167		125		125		100		83.3		71.4		62.5		MHz
$f_{MAXI}$	Maximum input register frequency $1/(t_{SIRS} + t_{HIRS})$ or $1/(2 \times t_{WICW})$	167		125		125		100		83.3		71.4		62.5		MHz

**Notes:**

1. See "MACH Switching Test Circuits" documentation on the Lattice Data Book CD-ROM or Lattice web site.
2. Numbers in parentheses are for M5-128, M5-192, M5-256.
3. If a signal is used as both a clock and a logic array input, then the maximum input frequency applies ( $f_{MAX}/2$ ).

Select devices have been discontinued.  
See Ordering Information section for product status.

Select devices have been discontinued.  
See Ordering Information section for product status.

## CAPACITANCE<sup>1</sup>

Parameter Symbol	Parameter Description	Test conditions		Typ	Unit
$C_{IN}$	I/CLK pin	$V_{IN} = 2.0\text{ V}$	$3.3\text{ V or }5\text{ V}, 25^\circ\text{ C}, 1\text{ MHz}$	12	pF
$C_{I/O}$	I/O pin	$V_{OUT} = 2.0\text{ V}$	$3.3\text{ V or }5\text{ V}, 25^\circ\text{ C}, 1\text{ MHz}$	10	pF

1. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where these parameters may be affected.

## $I_{CC}$ vs. FREQUENCY

These curves represent the typical power consumption for a particular device at system frequency. The selected “typical” pattern is a 16-bit up-down counter. This pattern fills the device and exercises every macrocell. Maximum frequency shown uses internal feedback and a D-type register. Power/Speed are optimized to obtain the highest counter frequency and the lowest power. The highest frequency (LSBs) is placed in common PAL blocks, which are set to high power. The lowest frequency signals (MSBs) are placed in a common PAL block and set to lowest power. For a more detailed discussion about MACH 5 power consumption, refer to the application note entitled *MACH 5 Power* in the Application Notes section on the Lattice Data Book CD-ROM or Lattice web site.

## $I_{CC}$ CURVES AT HIGH /LOW POWER MODES





Figure 8.  $I_{CC}$  Curves at High/Low Power Modes

20446G-048




**Figure 9.  $I_{CC}$  Curves at High/Low Power Modes**

Select devices have been discontinued.  
See Ordering Information section for product status.

## 100-PIN TQFP CONNECTION DIAGRAM – 68 I/O

### Top View

100-Pin TQFP (68 I/O)




\*Package obsolete, contact factory.

20446G-017

### Pin Designations

CLK	= Clock	V <sub>CC</sub>	= Supply Voltage
GND	= Ground	TDI	= Test Data In
I	= Input	TCK	= Test Clock
I/O	= Input/Output	TMS	= Test Mode Select
NC	= No Connect	TDO	= Test Data Out





Select devices have been discontinued.  
See Ordering Information section for product status.

**Select devices have been discontinued.**  
**See Ordering Information section for product status.**

## 144-PIN TQFP CONNECTION DIAGRAM

### Top View

144-Pin TQFP



20446G-020


### Pin Designations

CLK	=	Clock
GND	=	Ground
I	=	Input
I/O	=	Input/Output
NC	=	No Connect
V <sub>CC</sub>	=	Supply Voltage
TDI	=	Test Data In
TCK	=	Test Clock
TMS	=	Test Mode Select
TDO	=	Test Data Out

# 160-PIN PQFP CONNECTION DIAGRAM


## Top View

160-Pin PQFP (128, 192, 256 Macrocells)



## **160-PIN PQFP (WITH INTERNAL HEAT SPREADER) CONNECTION DIAGRAM**

## 160-Pin PQFP (320, 384, 512 Macrocells)



\*Package obsolete, contact factory.

20446G-022

## Pin Designations

CLK = Clock

GND ≡ Ground

J           ≡   Input

I/O ≡ Input/Output

NC = No Connect


$V_{CC}$  = Supply Voltage

TDI ≡ Test Data In

TCK = Test Clock

TMS ≡ Test Mode Select

TDO = Test Data Out



**Select devices have been discontinued.**  
**See Ordering Information section for product status**

## 256-BALL BGA CONNECTION DIAGRAM — M5-320

Bottom View (I/O Pin-outs)

256-Ball BGA

	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		
A	GND	I/O11	GND	I/O44	I/O58	GND	I/O70	I/O76	GND	GND	I/O108	I/O116	GND	I/O128	I/O134	GND	GND	GND	A			
B	GND	I/O12	I/O28	I/O45	I/O59	I/O64	I/O71	I/O77	I/O84	I/O90	I/O96	I/O102	I/O117	I/O122	I/O129	I/O135	I/O148	I/O164	GND	B		
C	I/O0	I/O13	V <sub>CC</sub>	I/O46	I/O60	I/O65	I/O72	I/O78	I/O85	I/O91	I/O97	I/O103	I/O110	I/O118	I/O123	I/O130	I/O136	V <sub>CC</sub>	I/O165	I/O181	C	
D	I/O1	I/O14	I/O29	V <sub>CC</sub>	V <sub>CC</sub>	I/O66	V <sub>CC</sub>	I/O79	I/O86	I/O92	I/O98	I/O104	I/O111	V <sub>CC</sub>	I/O124	V <sub>CC</sub>	V <sub>CC</sub>	I/O149	I/O166	I/O182	D	
E	I/O2	I/O15	I/O30	TDI											TDO	I/O150	I/O167	I/O183	E			
F	GND	I/O16	I/O31	I/O47											I/O137	I/O151	I/O168	GND	F			
G	I/O3	I/O17	I/O32	V <sub>CC</sub>											V <sub>CC</sub>	I/O152	I/O169	I/O184	G			
H	GND	I/O18	I/O33	I/O48											I/O138	I/O153	I/O170	GND	H			
J	I/O4	I/O19	I/O34	I/O49											I/O139	I/O154	I/O171	I/O185	J			
K	GND	I/O1CK0	I/O35	I/O50											I/O140	I/O155	I <sub>3</sub> /CLK3	I/O186	K			
L	I/O5	I <sub>1</sub> /CLK1	I/O36	I/O51											I/O141	I/O156	I <sub>2</sub> /CLK2	GND	L			
M	I/O6	I/O20	I/O37	I/O52											I/O142	I/O157	I/O172	I/O187	M			
N	GND	I/O21	I/O38	I/O53											I/O143	I/O158	I/O173	GND	N			
P	I/O7	I/O22	I/O39	V <sub>CC</sub>											V <sub>CC</sub>	I/O159	I/O174	I/O188	P			
R	GND	I/O23	I/O40	I/O54												I/O144	I/O160	I/O175	GND	R		
T	I/O8	I/O24	I/O41	TCK											TMS	I/O161	I/O176	I/O189	T			
U	I/O9	I/O25	I/O42	V <sub>CC</sub>	V <sub>CC</sub>	I/O67	V <sub>CC</sub>	I/O80	I/O87	I/O93	I/O99	I/O105	I/O112	V <sub>CC</sub>	I/O125	V <sub>CC</sub>	V <sub>CC</sub>	I/O162	I/O177	I/O190	U	
V	I/O10	I/O26	V <sub>CC</sub>	I/O55	I/O61	I/O68	I/O73	I/O81	I/O88	I/O94	I/O100	I/O106	I/O113	I/O119	I/O126	I/O131	I/O145	V <sub>CC</sub>	I/O178	I/O191	V	
W	GND	I/O27	I/O43	I/O56	I/O62	I/O69	I/O74	I/O82	I/O89	I/O95	I/O101	I/O107	I/O114	I/O120	I/O127	I/O132	I/O146	I/O163	I/O179	GND	W	
Y	GND	GND	GND	I/O57	I/O63	GND	I/O75	I/O83	GND	GND	GND	GND	GND	I/O115	I/O121	GND	I/O133	I/O147	GND	I/O180	GND	Y

Select devices have been discontinued.  
See Ordering Information section for product status.

## 256-BALL BGA CONNECTION DIAGRAM — M5-320

### Bottom View (Macrocell Association)

256-Ball BGA

	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
A	GND	0B2	GND	0B13	4A14	GND	4A8	4A4	GND	GND	GND	4B4	4B8	GND	4B14	3B13	GND	GND	GND	A	
B	GND	0A3	0B8	0B11	4A15	4A11	4A10	4A6	4A3	4A0	4B0	4B3	4B6	4B10	4B11	4B15	3B11	3B8	3B2	GND	B
C	0D15	0A8	V <sub>CC</sub>	0B3	0B4	0B12	4A13	4A9	4A5	4A1	4B1	4B5	4B9	4B13	3B12	3B4	3B3	V <sub>CC</sub>	3A3	3A11	C
D	0D13	0A11	0A2	V <sub>CC</sub>	V <sub>CC</sub>	0B7	V <sub>CC</sub>	4A12	4A7	4A2	4B2	4B7	4B12	V <sub>CC</sub>	3B7	V <sub>CC</sub>	3A2	3A8	3D15	D	
E	0D10	0A13	0A4	TDI												TDO	3A4	3A13	3D12	E	
F	GND	0D12	0A12	0A7												3A7	3A12	3D13	GND	F	
G	0D7	0D8	0D14	V <sub>CC</sub>												V <sub>CC</sub>	3D14	3D9	3D7	G	
H	GND	0D4	0D9	0D11												3D11	3D10	3D8	GND	H	
J	0D2	0D3	0D5	0D6												3D6	3D5	3D4	3D3	J	
K	GND	I/O/CLK0	0D0	0D1												3D1	3D0	I/O/CLK3	3D2	K	
L	1D2	I/O/CLK1	1D0	1D1												2D1	2D0	I/O/CLK2	GND	L	
M	1D3	1D4	1D5	1D6												2D6	2D5	2D3	2D2	M	
N	GND	1D8	1D10	1D11												2D11	2D9	2D4	GND	N	
P	1D7	1D9	1D14	V <sub>CC</sub>												V <sub>CC</sub>	2D14	2D8	2D7	P	
R	GND	1D13	1A14	1A11												2A11	2A14	2D12	GND	R	
T	1D12	1A15	1A10	TCK												TMS	2A10	2A15	2D10	T	
U	1D15	1A12	1A8	V <sub>CC</sub>	V <sub>CC</sub>	1A4	V <sub>CC</sub>	1B3	1B8	1B13	2B13	2B8	2B3	V <sub>CC</sub>	2A4	V <sub>CC</sub>	2A8	2A13	2D13	U	
V	1A13	1A9	V <sub>CC</sub>	1A6	1A5	1A1	1B2	1B6	1B10	1B14	2B14	2B10	2B6	2B2	2A1	2A5	2A6	V <sub>CC</sub>	2A12	2D15	V
W	GND	1A7	1A3	1A2	1B0	1B4	1B5	1B9	1B12	1B15	2B15	2B12	2B9	2B5	2B4	2B0	2A2	2A3	2A9	GND	W
Y	GND	GND	GND	1A0	1B1	GND	1B7	1B11	GND	GND	2B11	2B7	GND	2B1	2A0	GND	2A7	GND	Y		
	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	

**Pin Designations**

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- V<sub>CC</sub> = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out

The diagram shows the mapping of pins to macrocell, pal block, and segment assignments. It includes three boxes: 'Macrocell (0-15)' pointing to pins 4, 15, and 1; 'PAL Block (A-D)' pointing to pins 4, 15, and 1; and 'Segment (0-4)' pointing to pins 4, 15, and 1.

**Select devices have been discontinued.  
See Ordering Information section for product status.**

## 352-BALL BGA CONNECTION DIAGRAM — M5-512, M5LV-512

Bottom View (I/O Pin-outs)

352-Ball BGA

A	NC	GND	NC	I/O51	GND	I/O73	I/O80	I/O87	GND	I/O101	NC	I/O114	GND	I/O128	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	NC	A					
B	NC	GND	NC	I/O52	I/O68	I/O74	I/O81	I/O88	I/O95	I/O102	I/O107	I/O115	I/O122	I/O129	I/O135	I/O143	I/O150	I/O157	I/O163	I/O169	I/O176	I/O183	I/O188	GND	NC	NC	B			
C	GND	I/O11	TDI	I/O53	I/O69	I/O75	I/O82	I/O89	I/O96	I/O103	I/O108	I/O116	I/O123	I/O130	I/O136	I/O144	I/O151	I/O158	I/O160	I/O169	I/O170	I/O177	I/O184	NC	NC	NC	C			
D	I/O0	I/O12	I/O32	V <sub>CC</sub>	I/O70	I/O76	I/O83	I/O90	V <sub>CC</sub>	I/O104	I/O109	I/O117	V <sub>CC</sub>	I/O131	I/O137	I/O145	V <sub>CC</sub>	I/O159	I/O165	I/O171	I/O178	V <sub>CC</sub>	TDO	I/O205	I/O224	GND	D			
E	NC	I/O13	I/O33	I/O54																		I/O189	I/O206	I/O225	NC	NC	E			
F	GND	I/O14	I/O34	I/O55																		I/O190	I/O207	I/O226	I/O245		F			
G	I/O1	I/O15	I/O35	V <sub>CC</sub>																		I/O191	I/O208	I/O227	GND	G				
H	I/O2	I/O16	I/O36	I/O56																		V <sub>CC</sub>	I/O209	I/O228	I/O246		H			
J	GND	I/O17	I/O37	V <sub>CC</sub>																		I/O192	I/O210	I/O229	I/O247	J				
K	I/O3	I/O18	I/O38	I/O57																		V <sub>CC</sub>	I/O211	I/O230	GND	K				
L	I/O4	I/O19	I/O39	I/O58																		I/O193	I/O212	I/O231	I/O248	L				
M	I/O5	I/O20	I/O40	I/O59																		I/O194	I/O213	I/O232	I/O249	M				
N	GND	I/O21	I/OCLK0	V <sub>CC</sub>																	I/O195	I/O214	I/O233	I/OCLK3	N					
P	I/OCLK1	I/O22	I/O41	I/O60																		V <sub>CC</sub>	I/O215	I/O234	GND	P				
R	I/O6	I/O23	I/O42	I/O61																		I/O196	I/O216	I/O235	I/O250	R				
T	I/O7	I/O24	I/O43	I/O62																		I/O197	I/O216	I/O236	I/O251	T				
U	GND	I/O25	I/O44	V <sub>CC</sub>																	I/O198	I/O217	I/O237	I/O252	U					
V	I/O8	I/O26	I/O45	I/O63																		V <sub>CC</sub>	I/O218	I/O238	GND	V				
W	I/O9	I/O27	I/O46	V <sub>CC</sub>																	I/O199	I/O219	I/O239	I/O253	W					
Y	GND	I/O28	I/O47	I/O64																		V <sub>CC</sub>	I/O220	I/O240	I/O254	Y				
AA	I/O10	I/O29	I/O48	I/O65																		I/O200	I/O221	I/O241	GND	AA				
AB	NC	NC	GND	NC	GND	NC	GND	NC	GND	NC	GND	NC	GND	I/O100	GND	I/O113	I/O121	I/O127	GND	I/O141	I/O149	I/O155	GND	I/O175	I/O182	GND	I/O204	NC	NC	AB
AC	GND	I/O31	I/O50	TCK	V <sub>CC</sub>	I/O77	I/O84	I/O91	I/O97	V <sub>CC</sub>	I/O110	I/O118	I/O124	V <sub>CC</sub>	I/O138	I/O146	I/O152	V <sub>CC</sub>	I/O166	I/O172	I/O179	I/O185	V <sub>CC</sub>	I/O223	I/O243	I/O255	AC			
AD	NC	NC	NC	NC	I/O71	I/O78	I/O85	I/O92	I/O98	I/O105	I/O111	I/O119	I/O125	I/O132	I/O139	I/O147	I/O153	I/O160	I/O167	I/O173	I/O180	I/O186	I/O202	TMS	I/O244	GND	AD			
AE	NC	NC	GND	I/O67	I/O72	I/O79	I/O86	I/O93	I/O99	I/O106	I/O112	I/O120	I/O126	I/O133	I/O140	I/O154	I/O161	I/O168	I/O174	I/O181	I/O187	I/O191	I/O197	I/O203	NC	GND	NC	AE		
AF	NC	NC	GND	NC	GND	NC	GND	NC	GND	I/O104	I/O108	I/O113	I/O121	I/O127	GND	I/O141	I/O149	I/O155	GND	I/O175	I/O182	GND	I/O204	NC	GND	NC	AF			
20446G-030																														
26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1					

**Select devices have been discontinued.**

**See Ordering Information section for product status.**


## 352-BALL BGA CONNECTION DIAGRAM — M5-512, M5LV-512

Bottom View (Macrocell Association)

	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
A	NC	GND	NC	7A10	GND	7A5	7A0	7B1	GND	7B7	NC	7B14	GND	6B14	6B10	6B6	GND	6B1	6A1	GND	NC	GND	NC	NC	NC	NC	A
B	NC	GND	NC	7A13	7A9	7A6	7A2	7B0	7B3	7B6	7B10	7B13	7B15	6B13	6B9	6B5	6B2	6A0	6A4	6A6	6A9	6A12	6A14	GND	NC	NC	B
C	GND	0A1	TDI	7A14	7A11	7A7	7A3	7A1	7B2	7B5	7B9	7B12	6B15	6B12	6B8	6B4	6B0	6A2	6A5	6A8	6A10	6A13	NC	NC	NC	NC	C
D	0A6	0A3	0A2	V <sub>CC</sub>	7A15	7A12	7A8	7A4	V <sub>CC</sub>	7B4	7B8	7B11	V <sub>CC</sub>	6B11	6B7	6B3	V <sub>CC</sub>	6A3	6A7	6A11	6A15	V <sub>CC</sub>	TDO	5A1	5A2	GND	D
E	NC	0A8	0A5	0A0																			5A0	5A4	5A5	NC	E
F	GND	0A9	0A7	0A4																			5A3	5A7	5A9	5A12	F
G	0A13	0A12	0A10	V <sub>CC</sub>																			5A6	5A8	5A14	GND	G
H	0D15	0A15	0A14	0A11																			V <sub>CC</sub>	5A10	5A15	5D15	H
J	GND	0D13	0D14	V <sub>CC</sub>																			5A11	5A13	5D13	5D11	J
K	0D9	0D10	0D11	0D12																			V <sub>CC</sub>	5D14	5D10	GND	K
L	0D5	0D6	0D7	0D8																			5D12	5D9	5D8	5D6	L
M	0D1	0D2	0D4	0D3																			5D7	5D5	5D4	5D3	M
N	GND	0D0	I <sub>O</sub> CLK0	V <sub>CC</sub>																			5D2	5D1	5D0	I <sub>3</sub> CLK3	N
P	I <sub>1</sub> CLK1	1D0	1D1	1D2																			V <sub>CC</sub>	I <sub>2</sub> CLK2	4D0	GND	P
R	1D3	1D4	1D5	1D7																			4D3	4D4	4D2	4D1	R
T	1D6	1D8	1D9	1D12																			4D8	4D7	4D6	4D5	T
U	GND	1D10	1D14	V <sub>CC</sub>																			4D12	4D11	4D10	4D9	U
V	1D11	1D13	1A13	1A11																			V <sub>CC</sub>	4D14	4D13	GND	V
W	1D15	1A15	1A10	V <sub>CC</sub>																			4A11	4A14	4A15	4D15	W
Y	GND	1A14	1A8	1A6																			V <sub>CC</sub>	4A10	4A12	4A13	Y
AA	1A12	1A9	1A7	1A3																			4A4	4A7	4A9	GND	AA
AB	NC	1A5	1A4	1A0																			4A0	4A5	4A8	NC	AB
AC	GND	1A2	1A1	TCK	V <sub>CC</sub>	2A15	2A11	2A7	2A3	V <sub>CC</sub>	2B3	2B7	2B11	V <sub>CC</sub>	3B3	3B7	3B3	V <sub>CC</sub>	3A2	3A6	3A10	3A14	V <sub>CC</sub>	4A2	4A3	4A6	AC
AD	NC	NC	NC	2A13	2A10	2A8	2A5	2A2	2B0	2B4	2B8	2B12	2B15	3B12	3B8	3B4	3B1	3A1	3A4	3A8	3A11	3A15	TMS	4A1	GND	AD	
AE	NC	NC	GND	2A14	2A12	2A9	2A6	2A4	2A0	2B2	2B5	2B9	2B13	3B15	3B9	3B5	3B2	3B0	3A3	3A7	3A9	3A13	NC	GND	NC	AE	
AF	NC	NC	GND	NC	GND	NC	GND	2A1	2B1	GND	2B6	2B10	2B14	GND	3B14	3B10	3B6	GND	NC	3A0	3A5	GND	3A12	NC	GND	NC	AF
	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	

### Pin Designations

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- V<sub>CC</sub> = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out



20446G-031


**Select devices have been discontinued.**

**See Ordering Information section for product status.**

Select devices have been discontinued.  
See Ordering Information section for product status.

## 5V M5 ORDERING INFORMATION<sup>1,2</sup>

Lattice standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



**Note:**

1. See below for valid device/package combinations.
2. M5-128/1, M5-192/1 and M5-256/1 recommended for new designs.

Valid Combinations		
M5-128/68		YC, VC, YI, VI
M5-128/104		YC <sup>1</sup> , YI <sup>1</sup>
M5-128/120	Commercial:	YC, YI
M5-192/68	-5, -7, -10, -12, -15	VC, VI
M5-192/120	Industrial:	YC, YI
M5-256/68	-7, -10, -12, -15, -20	VC, VI
M5-256/120		YC, YI
M5-256/160		YC, YI

### Device Marking

Actual device marking differs from the ordering part number (OPN). All MACH devices are dual-marked with both Commercial and Industrial grades. The Industrial grade is slower, i.e., M5-512/256-7AC-10AI.

1. M5-128/104-xxYC/1 and M5-128/104-xxYI/1 have been discontinued per PCN #06-07. Contact Rochester Electronics for available inventory.

Valid Combinations		
M5-320/160	Commercial:	YC, YI
M5-320/192		SAC, SAI
M5-384/160	-6, -7, -10, -12, -15	YC, YI
M5-512/160	Industrial:	YC, YI
M5-512/256	-7, -10, -12, -15, -20	SAC, SAI

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Lattice sales office to confirm availability of specific valid combinations and to check on newly released combinations.