



Welcome to [E-XFL.COM](#)

Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details


| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 10 ns |
| Voltage Supply - Internal | 3V ~ 3.6V |
| Number of Logic Elements/Blocks | - |
| Number of Macrocells | 256 |
| Number of Gates | - |
| Number of I/O | 104 |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-TQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/m5lv-256-104-10vi |

Select devices have been discontinued.
See Ordering Information section for product status.

and both the 3.3-V and the 5-V device versions are in-system programmable through an IEEE 1149.1 Test Access Port (TAP) interface.

FUNCTIONAL DESCRIPTION

The MACH 5 architecture consists of PAL blocks connected by two levels of interconnect. The **block interconnect** provides routing among 4 PAL blocks. This grouping of PAL blocks joined by the block interconnect is called a **segment**. The second level of interconnect, the **segment interconnect**, ties all of the segments together. The only logic difference between any two MACH 5 devices is the number of segments. Therefore, once a designer is familiar with one device, consistent performance can be expected across the entire family. All devices have four clock pins available which can also be used as logic inputs.



20446G-001

Figure 1. MACH 5 Block Diagram


The MACH 5 PAL blocks consist of the elements listed below (Figure 2). While each PAL block resembles an independent PAL device, it has superior control and logic generation capabilities.

- ◆ I/O cells
- ◆ Product-term array and Logic Allocator
- ◆ Macrocells
- ◆ Register control generator
- ◆ Output enable generator

I/O Cells

The I/Os associated with each PAL block have a path directly back to that PAL block called **local feedback**. If the I/O is used in another PAL block, the **interconnect feeder** assigns a **block interconnect** line to that signal. The interconnect feeder acts as an input switch matrix. The block and segment interconnects provide connections between any two signals in a device. The **block feeder** assigns block interconnect lines and local feedback lines to the PAL block inputs.

Select devices have been discontinued.
See Ordering Information section for product status.



20446G-002

Figure 2. PAL Block Structure

Product-Term Array and Logic Allocator

The product-term array uses the same sum-of-products architecture as PAL devices and consists of 32 inputs (plus their complements) and 64 product terms arranged in 16 **clusters**. A cluster is a sum-of-products function with either 3 or 4 product terms.

Logic allocators assign the clusters to macrocells. Each macrocell can accept up to eight clusters of three or four product terms, but a given cluster can only be steered to one macrocell (Table 4). If only three product terms in a cluster are steered, the fourth can be used as an input to an XOR gate for separate logic generation and/or polarity control.

The **wide logic allocator** is comprised of all 16 of the individual logic allocators and acts as an output switch matrix by reassigning logic to macrocells to retain pinout as designs change. The logic allocation scheme in the MACH 5 device allows for the implementation of large equations (up to 32 product terms) with only one pass through the logic array.

Table 4. Product Term Steering Options for PT Clusters and Macrocells

| Macrocell | Available Clusters | Macrocell | Available Clusters |
|----------------|--|-----------------|---|
| M ₀ | C ₀ , C ₁ , C ₂ , C ₃ , C ₄ | M ₈ | C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ |
| M ₁ | C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ | M ₉ | C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ |
| M ₂ | C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ | M ₁₀ | C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ |
| M ₃ | C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇ | M ₁₁ | C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅ |
| M ₄ | C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇ | M ₁₂ | C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅ |
| M ₅ | C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ | M ₁₃ | C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅ |
| M ₆ | C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ , C ₉ | M ₁₄ | C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅ |
| M ₇ | C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ | M ₁₅ | C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅ |


- ◆ Global clock (0, 1, 2, or 3) with positive and negative edge clock enable (biphase)

Clock Line 2 Options

- ◆ Global clock (0, 1, 2, or 3) with clock enable


Clock Line 3 Options

- ◆ Complement of clock line 2 (same clock enable)
- ◆ Product-term clock (if clock line 2 does not use clock enable)



20446G-004

Figure 4. Clock Generator



20446G-005

Figure 5. Set/Reset Generator

The set/reset generation portion of the control generator (Figure 5) creates three set/reset lines for the PAL block. Each macrocell can choose one of these three lines or choose no set/reset at all. All three lines can be configured for product term set/reset and two of the three lines can be configured as sum term set/reset and one of the lines can be configured as product-term or sum-term latch enable. While the set/reset signals are generated in the control generator, whether that signal sets or resets a flip-flop is determined within the individual macrocell. The same signal can set one flip-flop and reset another. PT2 or /PT2 can also be used as a latch enable for macrocells configured as latches.

Select devices have been discontinued.
See Ordering Information section for product status.

MACH 5 TIMING MODEL

The primary focus of the MACH 5 timing model is to accurately represent the timing in a MACH 5 device, and at the same time, be easy to understand. This model accurately describes all combinatorial and registered paths through the device, making a distinction between **internal feedback** and **external feedback**. A signal uses internal feedback when it is fed back into the switch matrix or block without having to go through the output buffer. The input register specifications are also reported as internal feedback. When a signal is fed back into the switch matrix after having gone through the output buffer, it is using external feedback.

The parameter, t_{BUF} is defined as the time it takes to go through the output buffer to the I/O pad. If a signal goes to the internal feedback rather than to the I/O pad, the parameter designator is followed by an “i”. By adding t_{BUF} to this internal parameter, the external parameter is derived. For example, $t_{PD} = t_{PDI} + t_{BUF}$. A diagram representing the modularized MACH 5 timing model is shown in Figure 7. Refer to the Technical Note entitled *MACH 5 Timing and High Speed Design* for a more detailed discussion about the timing parameters.




Figure 7. MACH 5 Timing Model

20446G-014

**Select devices have been discontinued.
See Ordering Information section for product status.**

SAFE FOR MIXED SUPPLY VOLTAGE SYSTEM DESIGNS¹

Both the 3.3-V and 5-V V_{CC} MACH 5 devices are safe for mixed supply voltage system designs. The 5-V devices will not overdrive 3.3-V devices above the output voltage of 3.3 V, while they accept inputs from other 3.3-V devices. The 3.3-V devices will accept inputs up to 5.5 V. Both the 3.3-V and 5-V versions have the same high-speed performance and provide easy-to-use mixed-voltage design capability.

Note:

1. Excludes original M5-128, M5-192, and M5-256 while M5-128/1, M3-192/1 and M5-256/1 are supported. Please refer to Application Note titled "Hot Socketing and Mixed Supply Design with MACH 4 and MACH 5 Devices".

BUS-FRIENDLY INPUTS AND I/Os

All MACH 5 devices have inputs and I/Os which feature the Bus-Friendly circuitry incorporating two inverters in series which loop back to the input. This double inversion weakly holds the input at its last driven logic state. While it is a good design practice to tie unused pins to a known state, the Bus-Friendly input structure pulls pins away from the input threshold voltage where noise can cause high-frequency switching. At power-up, the Bus-Friendly latches are reset to a logic level "1." For the circuit diagram, please refer to the document entitled *MACH Endurance Characteristics* on the Lattice Data Book CD-ROM or Lattice web site.

POWER MANAGEMENT

There are 4 power/speed options in each MACH 5 PAL block (Table 5). The speed and power tradeoff can be tailored for each design. The signal speed paths in the lower-power PAL blocks will be slower than those in the higher-power PAL blocks. This feature allows speed critical paths to run at maximum frequency while the rest of the signal paths operate in a lower-power mode. In large designs, there may be several different speed requirements for different portions of the design.

Table 5. Power Levels

| | |
|-------------------------------------|------------|
| High Speed/High Power | 100% Power |
| Medium High Speed/Medium High Power | 67% Power |
| Medium Low Speed/Medium Low Power | 40% Power |
| Low Speed/Low Power | 20% Power |

PROGRAMMABLE SLEW RATE

Each MACH 5 device I/O has an individually programmable output slew rate control bit. Each output can be individually configured for the higher speed transition (3 V/ns) or for the lower noise transition (1 V/ns). For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less noise, and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast slew rate can be used to achieve the highest speed. The slew rate is adjusted independent of power.


POWER-UP RESET/SET

All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the control generator, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the control generator or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the V_{CC} rise must be monotonic and the clock must be inactive until the reset delay time has elapsed.

**Select devices have been discontinued.
See Ordering Information section for product status.**

Select devices have been discontinued.
See Ordering Information section for product status.


BLOCK DIAGRAM — M5(LV)-256/XXX



20446G-009

Select devices have been discontinued.
See Ordering Information section for product status.


BLOCK DIAGRAM — M5(LV)-384/XXX




20446G-011

BLOCK DIAGRAM — M5(LV)-512/XXX

SEGMENT 5




SEGMENT 6




INTERCONNECT

Continued



SEGMENT 4



SEGMENT 3

**Select devices have been discontinued.
See Ordering Information section for product status.**

Select devices have been discontinued.
See Ordering Information section for product status.

ABSOLUTE MAXIMUM RATINGS

M5

| | |
|---|------------------|
| Storage Temperature..... | -65°C to +150°C |
| Device Junction Temperature (Note 1)..... | +130°C or +150°C |
| Supply Voltage with Respect to Ground | -0.5 V to +7.0 V |
| DC Input Voltage | -0.5 V to 5.5 V |
| Static Discharge Voltage..... | 2000 V |
| Latchup Current (-40°C to +85°C) | 200 mA |
| <i>Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.</i> | |

OPERATING RANGES

Commercial (C) Devices

| | |
|---|--------------------|
| Ambient Temperature (T_A) | |
| Operating in Free Air..... | 0°C to +70°C |
| Supply Voltage (V_{CC}) with Respect to Ground..... | +4.75 V to +5.25 V |

Industrial (I) Devices

| | |
|--|------------------|
| Ambient Temperature (T_A) | |
| Operating in Free Air..... | -40°C to +85°C |
| Supply Voltage (V_{CC}) with Respect to Ground..... | +4.5 V to +5.5 V |
| <i>Operating ranges define those limits between which the functionality of the device is guaranteed.</i> | |

5-V DC CHARACTERISTICS OVER OPERATING RANGES

| Parameter Symbol | Parameter Description | Test Description | Min | Typ | Max | Unit |
|------------------|---|---|-----|-----|------|---------------|
| V_{OH} | Output HIGH Voltage (For M5-128/1, M5-192/1, M5-256/1, M5-320, M5-384, M5-512 Devices) | $I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}, V_{IN} = V_{IH} \text{ or } V_{IL}$ | 2.4 | | | V |
| | | $I_{OH} = -100 \mu\text{A}, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL}$ | | 3.3 | 3.6 | V |
| | Output HIGH Voltage (For M5-128, M5-192, M5-256 Devices) | $I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}, V_{IN} = V_{IH} \text{ or } V_{IL}$ | 2.4 | | | V |
| | | $I_{OH} = -2.5 \text{ mA}, V_{CC} = 5.25 \text{ V}, V_{IN} = V_{IH} \text{ or } V_{IL}$ | | | 3.6 | V |
| V_{OL} | Output LOW Voltage (Note 2) | $I_{OL} = +16 \text{ mA}, V_{CC} = \text{Min}, V_{IN} = V_{IH} \text{ or } V_{IL}$ | | | 0.5 | V |
| V_{IH} | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3) | 2.0 | | | V |
| V_{IL} | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 3) | | | 0.8 | V |
| I_{IH} | Input HIGH Leakage Current | $V_{IN} = 5.25, V_{CC} = \text{Max}$ (Note 4) | | | 10 | μA |
| I_{IL} | Input LOW Leakage Current | $V_{IN} = 0, V_{CC} = \text{Max}$ (Note 4) | | | -10 | μA |
| I_{OZH} | Off-State Output Leakage Current HIGH | $V_{OUT} = 5.25, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 4) | | | 10 | μA |
| I_{OZL} | Off-State Output Leakage Current LOW | $V_{OUT} = 0, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 4) | | | -10 | μA |
| I_{SC} | Output Short-Circuit Current | $V_{OUT} = 0.5 \text{ V}, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 5) | -30 | | -180 | mA |

Note:

- 150° for M5-128, M5-192 and M5-256 devices. 130° for M5-128/1, M5-192/1, M5-256/1, M5-320, M5-384 and M5-512 devices.
- Total I_{OL} between ground pins should not exceed 64 mA.
- These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
- I/O pin leakage is the worst case of I_{IL} and I_{OZL} or I_{IH} and I_{OZH} .
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.

Select devices have been discontinued.
See Ordering Information section for product status.

ABSOLUTE MAXIMUM RATINGS

M5LV

| | |
|--|------------------|
| Storage Temperature..... | -65°C to +150°C |
| Device Junction Temperature..... | +130°C |
| Supply Voltage with Respect to Ground | -0.5 V to +4.5 V |
| DC Input Voltage | -0.5 V to 5.5 V |
| Static Discharge Voltage..... | 2000 V |
| Latchup Current (-40°C to +85°C) | 200 mA |

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

| | |
|--|------------------|
| Ambient Temperature (T_A) | |
| Operating in Free Air..... | 0°C to +70°C |
| Supply Voltage (V_{CC}) with Respect to Ground..... | +3.0 V to +3.6 V |

Industrial (I) Devices

| | |
|--|------------------|
| Ambient Temperature (T_A) | |
| Operating in Free Air..... | 40°C to +85°C |
| Supply Voltage (V_{CC}) with Respect to Ground..... | +3.0 V to +3.6 V |
| <i>Operating ranges define those limits between which the functionality of the device is guaranteed.</i> | |

3.3-V DC CHARACTERISTICS OVER OPERATING RANGES

| Parameter Symbol | Parameter Description | Test Description | | Min | Max | Unit |
|------------------|---------------------------------------|---|---|----------------|------|---------------|
| V_{OH} | Output HIGH Voltage | $V_{CC} = \text{Min}$ | $I_{OH} = -100 \mu\text{A}$ | $V_{CC} = 0.2$ | | V |
| | | $V_{IN} = V_{IH} \text{ or } V_{IL}$ | $I_{OH} = 3.2 \text{ mA}$ | 2.4 | | V |
| V_{OL} | Output LOW Voltage | $V_{CC} = \text{Min}$ | $I_{OL} = 100 \mu\text{A}$ | | 0.2 | V |
| | | $V_{IN} = V_{IH} \text{ or } V_{IL}$ | $I_{OL} = 16 \text{ mA } (\text{Note 1})$ | | 0.5 | V |
| V_{IH} | Input HIGH Voltage | $V_{OUT} \geq V_{OH} \text{ Min or } V_{OUT} \leq V_{OL} \text{ Max } (\text{Note 2})$ | | 2.0 | 5.5 | V |
| V_{IL} | Input LOW Voltage | $V_{OUT} \geq V_{OH} \text{ Min or } V_{OUT} \leq V_{OL} \text{ Max } (\text{Note 2})$ | | -0.3 | 0.8 | V |
| I_{IH} | Input HIGH Leakage Current | $V_{IN} = 3.6, V_{CC} = \text{Max } (\text{Note 3})$ | | | 10 | μA |
| I_{IL} | Input LOW Leakage Current | $V_{IN} = 0, V_{CC} = \text{Max } (\text{Note 3})$ | | | -10 | μA |
| I_{OZH} | Off-State Output Leakage Current HIGH | $V_{OUT} = 3.6, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$ | | | 10 | μA |
| I_{OZL} | Off-State Output Leakage Current LOW | $V_{OUT} = 0, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$ | | | -10 | μA |
| I_{SC} | Output Short-Circuit Current | $V_{OUT} = 0.5 V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 4)}$ | | -15 | -160 | mA |

Notes:

1. Total I_{OL} between ground pins should not exceed 64 mA.
2. These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
3. I/O pin leakage is the worst case of I_{IL} and I_{OZL} or I_{IH} and I_{OZH} .
4. Not more than one output should be shorted at one time. Duration of the short-circuit should not exceed one second.

Select devices have been discontinued.
See Ordering Information section for product status.

CAPACITANCE¹

| Parameter Symbol | Parameter Description | Test conditions | | Typ | Unit |
|------------------|-----------------------|--------------------------|---|-----|------|
| C_{IN} | I/CLK pin | $V_{IN} = 2.0\text{ V}$ | $3.3\text{ V or }5\text{ V}, 25^\circ\text{ C}, 1\text{ MHz}$ | 12 | pF |
| $C_{I/O}$ | I/O pin | $V_{OUT} = 2.0\text{ V}$ | $3.3\text{ V or }5\text{ V}, 25^\circ\text{ C}, 1\text{ MHz}$ | 10 | pF |

1. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where these parameters may be affected.

I_{CC} vs. FREQUENCY

These curves represent the typical power consumption for a particular device at system frequency. The selected “typical” pattern is a 16-bit up-down counter. This pattern fills the device and exercises every macrocell. Maximum frequency shown uses internal feedback and a D-type register. Power/Speed are optimized to obtain the highest counter frequency and the lowest power. The highest frequency (LSBs) is placed in common PAL blocks, which are set to high power. The lowest frequency signals (MSBs) are placed in a common PAL block and set to lowest power. For a more detailed discussion about MACH 5 power consumption, refer to the application note entitled *MACH 5 Power* in the Application Notes section on the Lattice Data Book CD-ROM or Lattice web site.

I_{CC} CURVES AT HIGH /LOW POWER MODES




Figure 8. I_{CC} Curves at High/Low Power Modes

20446G-048




Figure 9. I_{CC} Curves at High/Low Power Modes

Select devices have been discontinued.
See Ordering Information section for product status.


Select devices have been discontinued.

See Ordering Information section for product status.

100-PIN TQFP CONNECTION DIAGRAM – 74 I/O

Top View

100-Pin TQFP (74 I/O)




20446G-018

Pin Designations

| | |
|-----|----------------|
| CLK | = Clock |
| GND | = Ground |
| I | = Input |
| I/O | = Input/Output |
| NC | = No Connect |


| | |
|-----------------|--------------------|
| V _{CC} | = Supply Voltage |
| TDI | = Test Data In |
| TCK | = Test Clock |
| TMS | = Test Mode Select |
| TDO | = Test Data Out |



144-PIN PQFP CONNECTION DIAGRAM

Top View

144-Pin PQFP




*Package obsolete, contact factory.

20446G-019

**Select devices have been discontinued.
See Ordering Information section for product status.**

Pin Designations


| | | | |
|-----|----------------|-----------------|--------------------|
| CLK | = Clock | V _{CC} | = Supply Voltage |
| GND | = Ground | TDI | = Test Data In |
| I | = Input | TCK | = Test Clock |
| I/O | = Input/Output | TMS | = Test Mode Select |
| NC | = No Connect | TDO | = Test Data Out |



**Select devices have been discontinued.
See Ordering Information section for product status.**

160-PIN PQFP (WITH INTERNAL HEAT SPREADER) CONNECTION DIAGRAM Top View

160-Pin PQFP (320, 384, 512 Macrocells)




*Package obsolete, contact factory.

20446G-022

Pin Designations


| | | | |
|-----|----------------|-----------------|--------------------|
| CLK | = Clock | V _{CC} | = Supply Voltage |
| GND | = Ground | TDI | = Test Data In |
| I | = Input | TCK | = Test Clock |
| I/O | = Input/Output | TMS | = Test Mode Select |
| NC | = No Connect | TDO | = Test Data Out |



208-PIN PQFP CONNECTION DIAGRAM

Top View

208-Pin PQFP (256 Macrocells)




20446G-023

**Select devices have been discontinued.
See Ordering Information section for product status.**

Pin Designations

| | |
|-----|----------------|
| CLK | = Clock |
| GND | = Ground |
| I | = Input |
| I/O | = Input/Output |
| NC | = No Connect |


| | |
|-----------------|--------------------|
| V _{CC} | = Supply Voltage |
| TDI | = Test Data In |
| TCK | = Test Clock |
| TMS | = Test Mode Select |
| TDO | = Test Data Out |



Select devices have been discontinued.
See Ordering Information section for product status.

208-PIN PQFP (WITH INTERNAL HEAT SPREADER) CONNECTION DIAGRAM Top View

208-Pin PQFP (320, 384, 512 Macrocells)




20446G-024

Pin Designations

| | |
|-----|----------------|
| CLK | = Clock |
| GND | = Ground |
| I | = Input |
| I/O | = Input/Output |
| NC | = No Connect |


| | |
|-----------------|--------------------|
| V _{CC} | = Supply Voltage |
| TDI | = Test Data In |
| TCK | = Test Clock |
| TMS | = Test Mode Select |
| TDO | = Test Data Out |



Select devices have been discontinued.
See Ordering Information section for product status.

3.3V M5LV ORDERING INFORMATION¹

Lattice standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Note:

1. See below for valid device/package combinations.

| Valid Combinations | | |
|--------------------|----------------------------------|--------|
| M5LV-128/68 | | VC, VI |
| M5LV-128/74 | | VC, VI |
| M5LV-128/104 | | VC, VI |
| M5LV-128/120 | Commercial: -5, -7, -10, -12 | YC, YI |
| M5LV-256/68 | | YC, YI |
| M5LV-256/74 | Industrial: -7, -10, -12, -15 | VC, VI |
| M5LV-256/104 | | VC, VI |
| M5LV-256/120 | | YC, YI |
| M5LV-256/160 | | YC, YI |

Device Marking

Actual device marking differs from the ordering part number (OPN). All MACH devices are dual-marked with both Commercial and Industrial grades. The Industrial grade is slower, i.e., M5LV-512/256-7AC-10AI.

| Valid Combinations | | |
|--------------------|--------------------------------------|----------|
| M5LV-320/120 | | YC, YI |
| M5LV-320/160 | Commercial: -6, -7, -10, -12, -15 | YC, YI |
| M5LV-384/120 | | YC, YI |
| M5LV-384/160 | | YC, YI |
| M5LV-512/120 | Industrial: -10, -12, -15, -20 | YC, YI |
| M5LV-512/160 | | YC, YI |
| M5LV-512/256 | | SAC, SAI |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Lattice sales office to confirm availability of specific valid combinations and to check on newly released combinations.