



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	12 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	256
Number of Gates	-
Number of I/O	104
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/m5lv-256-104-12vi



Table 1. MACH 5 Device Features ¹

Feature	M5-128/1 M5LV-128		M5-192/1	M5-256/1 M5LV-256		M5-320 M5LV-320		M5-384 M5LV-384		M5-512 M5LV-512	
Supply Voltage (V)	5	3.3	5	5	3.3	5	3.3	5	3.3	5	3.3
Macrocells	128	128	192	256	256	320	320	384	384	512	512
Maximum User I/O Pins	120	120	120	160	160	192	160	160	160	256	256
t _{PD} (ns)	5.5	5.5	5.5	5.5	5.5	6.5	6.5	6.5	6.5	6.5	6.5
t _{SS} (ns)	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0
t _{COS} (ns)	4.5	4.5	4.5	4.5	4.5	5.0	5.0	5.0	5.0	5.0	5.0
f _{CNT} (MHz)	182	182	182	182	182	167	167	167	167	167	167
Typical Static Power (mA)	35	35	45	55	55	70	70	75	75	100	100
IEEE 1149.1 Boundary Scan Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PCI-Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes

Note:

1. "M5-xxx" is for 5-V devices. "M5LV-xxx" is for 3.3-V devices.

GENERAL DESCRIPTION

The MACH[®] 5 family consists of a broad range of high-density and high-I/O Complex Programmable Logic Devices (CPLDs). The fifth-generation MACH architecture yields fast speeds at high CPLD densities, low power, and supports additional features such as in-system programmability, Boundary Scan testability, and advanced clocking options (Table 1). The MACH 5 family offers 5-V (M5-xxx) and 3.3-V (M5LV-xxx) operation.

Manufactured in state-of-the-art ISO 9000 qualified fabrication facilities on E²CMOS process technologies, MACH 5 devices are available with pin-to-pin delays as fast as 5.5 ns (Table 2). The 5.5, 6.5, 7.5, 10, and 12-ns devices are compliant with the *PCI Local Bus Specification*.

Select devices have been discontinued.
See Ordering Information section for product status.

and both the 3.3-V and the 5-V device versions are in-system programmable through an IEEE 1149.1 Test Access Port (TAP) interface.

FUNCTIONAL DESCRIPTION

The MACH 5 architecture consists of PAL blocks connected by two levels of interconnect. The **block interconnect** provides routing among 4 PAL blocks. This grouping of PAL blocks joined by the block interconnect is called a **segment**. The second level of interconnect, the **segment interconnect**, ties all of the segments together. The only logic difference between any two MACH 5 devices is the number of segments. Therefore, once a designer is familiar with one device, consistent performance can be expected across the entire family. All devices have four clock pins available which can also be used as logic inputs.




Figure 1. MACH 5 Block Diagram

20446G-001

The MACH 5 PAL blocks consist of the elements listed below (Figure 2). While each PAL block resembles an independent PAL device, it has superior control and logic generation capabilities.

- ◆ I/O cells
- ◆ Product-term array and Logic Allocator
- ◆ Macrocells
- ◆ Register control generator
- ◆ Output enable generator

I/O Cells

The I/Os associated with each PAL block have a path directly back to that PAL block called **local feedback**. If the I/O is used in another PAL block, the **interconnect feeder** assigns a **block interconnect** line to that signal. The interconnect feeder acts as an input switch matrix. The block and segment interconnects provide connections between any two signals in a device. The **block feeder** assigns block interconnect lines and local feedback lines to the PAL block inputs.


Select devices have been discontinued.
See Ordering Information section for product status.

Macrocells

The macrocells for MACH 5 devices consist of a storage element which can be configured for combinatorial, registered or latched operation (Figure 3). The D-type flip-flops can be configured as T-type, J-K, or S-R operation through the use of the XOR gate associated with each macrocell.

Each PAL block has the capability to provide two input registers by using macrocells 0 and 15. In order to use this option, these macrocells must be accessed via the I/O pins associated with macrocells 3 and 12, respectively. Once the macrocell is used as an input register, it cannot be used for logic, so its clusters can be re-directed through the logic allocator to another macrocell. The

I/O pins associated with macrocells 0 and 15 can still be used as input pins. Although the I/O pins for macrocells 3 and 12 are used to connect to the input registers, these macrocells can still be used as “buried” macrocells to drive device logic via the matrix.



20446G-003

Figure 3. Macrocell Diagram

Control Generator

The control generator provides four configurable clock lines and three configurable set/reset lines to each macrocell in a PAL block. Any of the four clock lines and any of the three set/reset lines can be independently selected by any flip-flop within a block. The clock lines can be configured to provide synchronous global (pin) clocks and asynchronous product term clocks, sum term clocks, and latch enables (Figure 4). Three of the four global clocks, as well as two product-term clocks and one sum-term clock, are available per PAL block. Positive or negative edge clocking is available as well as advanced clocking features such as **complementary** and **biphase** clocking. Complementary clocking provides two clock lines exactly 180 degrees out of phase, and is useful in applications such as fast data paths. A biphase clock line clocks flip-flops on both the positive and negative edges of the clock. The configuration options for the four clock lines per PAL block are as follows:

Clock Line 0 Options

- ◆ Global clock (0, 1, 2, or 3) with positive or negative edge clock enable
- ◆ Product-term clock ($A*B*C$)
- ◆ Sum-term clock ($A+B+C$)

Clock Line 1 Options

- ◆ Global clock (0, 1, 2, or 3) with positive edge clock enable
- ◆ Global clock (0, 1, 2, or 3) with negative edge clock enable

Select devices have been discontinued.
See Ordering Information section for product status.



MULTIPLE I/O AND DENSITY OPTIONS

The MACH 5 family offers six macrocell densities in a number of I/O options. This allows designers to choose a device close to their logic density and I/O requirements, thus minimizing costs. For the same package type, every density has the same pin-out. With proper design considerations, a design can be moved to a higher or lower density part as required.

IEEE 1149.1 - COMPLIANT BOUNDARY SCAN TESTABILITY

Most MACH 5 devices have boundary scan registers and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more complete board-level testing.

IEEE 1149.1 - COMPLIANT IN-SYSTEM PROGRAMMING

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality, and the ability to make in-field modifications. All MACH 5 devices provide in-system programming (ISP) capability through their IEEE 1149.1-compliant Boundary Scan Test Access Port. By using the IEEE 1149.1-compliant Boundary Scan Test Access Port as the communication interface through which ISP is achieved, customers get the benefit of a standard, well-defined interface.

MACH 5 devices can be programmed across the commercial temperature and voltage range. The PC-based LatticePRO software facilitates in-system programming of MACH 5 devices. LatticePRO software takes the JEDEC file output produced by design implementation software, along with information about the Boundary Scan chain, and creates a set of vectors that are used to drive the Boundary Scan chain. LatticePRO software can use these vectors to drive a Boundary Scan chain via the parallel port of a PC. Alternatively, LatticePRO software can output files in formats understood by common automated test equipment. This equipment can then be used to program MACH 5 devices during the testing of a circuit board.

PCI COMPLIANT

MACH 5 devices in the -5/-6/-7/-10/-12 speed grades are compliant with the *PCI Local Bus Specification* version 2.1, published by the PCI Special Interest Group (SIG). The 5-V devices are fully PCI-compliant. The 3.3-V devices are mostly compliant but do not meet the PCI condition to clamp the inputs as they rise above V_{CC} because of their 5-V input tolerant feature. MACH 5 devices provide the speed, drive, density, output enables and I/Os for the most complex PCI designs.

Select devices have been discontinued.
See Ordering Information section for product status.

SAFE FOR MIXED SUPPLY VOLTAGE SYSTEM DESIGNS ¹

Both the 3.3-V and 5-V V_{CC} MACH 5 devices are safe for mixed supply voltage system designs. The 5-V devices will not overdrive 3.3-V devices above the output voltage of 3.3 V, while they accept inputs from other 3.3-V devices. The 3.3-V devices will accept inputs up to 5.5 V. Both the 3.3-V and 5-V versions have the same high-speed performance and provide easy-to-use mixed-voltage design capability.

Note:

1. Excludes original M5-128, M5-192, and M5-256 while M5-128/1, M3-192/1 and M5-256/1 are supported. Please refer to Application Note titled "Hot Socketing and Mixed Supply Design with MACH 4 and MACH 5 Devices".

BUS-FRIENDLY INPUTS AND I/OS

All MACH 5 devices have inputs and I/Os which feature the Bus-Friendly circuitry incorporating two inverters in series which loop back to the input. This double inversion weakly holds the input at its last driven logic state. While it is a good design practice to tie unused pins to a known state, the Bus-Friendly input structure pulls pins away from the input threshold voltage where noise can cause high-frequency switching. At power-up, the Bus-Friendly latches are reset to a logic level "1." For the circuit diagram, please refer to the document entitled *MACH Endurance Characteristics* on the Lattice Data Book CD-ROM or Lattice web site.

POWER MANAGEMENT

There are 4 power/speed options in each MACH 5 PAL block (Table 5). The speed and power tradeoff can be tailored for each design. The signal speed paths in the lower-power PAL blocks will be slower than those in the higher-power PAL blocks. This feature allows speed critical paths to run at maximum frequency while the rest of the signal paths operate in a lower-power mode. In large designs, there may be several different speed requirements for different portions of the design.

Table 5. Power Levels

High Speed/High Power	100% Power
Medium High Speed/Medium High Power	67% Power
Medium Low Speed/Medium Low Power	40% Power
Low Speed/Low Power	20% Power

PROGRAMMABLE SLEW RATE

Each MACH 5 device I/O has an individually programmable output slew rate control bit. Each output can be individually configured for the higher speed transition (3 V/ns) or for the lower noise transition (1 V/ns). For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less noise, and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast slew rate can be used to achieve the highest speed. The slew rate is adjusted independent of power.


POWER-UP RESET/SET

All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the control generator, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the control generator or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the V_{CC} rise must be monotonic and the clock must be inactive until the reset delay time has elapsed.


Select devices have been discontinued. See Ordering Information section for product status.

BLOCK DIAGRAM — M5(LV)-128/XXX

SEGMENT 0



SEGMENT INTERCONNECT




SEGMENT 1

20446G-007

Select devices have been discontinued.
See Ordering Information section for product status.

BLOCK DIAGRAM — M5(LV)-384/XXX




Select devices have been discontinued.
See Ordering Information section for product status.

20446G-011

BLOCK DIAGRAM — M5(LV)-512/XXX

Continued



Select devices have been discontinued.
See Ordering Information section for product status.

20446G-012

ABSOLUTE MAXIMUM RATINGS

M5

Storage Temperature. -65°C to +150°C
 Device Junction
 Temperature (Note 1) +130°C or +150°C
 Supply Voltage
 with Respect to Ground -0.5 V to +7.0 V
 DC Input Voltage -0.5 V to 5.5 V
 Static Discharge Voltage 2000 V
 Latchup Current (-40°C to +85°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)
 Operating in Free Air. 0°C to +70°C
 Supply Voltage (V_{CC})
 with Respect to Ground. +4.75 V to +5.25 V

Industrial (I) Devices

Ambient Temperature (T_A)
 Operating in Free Air. -40°C to +85°C
 Supply Voltage (V_{CC})
 with Respect to Ground. +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Select devices have been discontinued.
See Ordering Information section for product status.

5-V DC CHARACTERISTICS OVER OPERATING RANGES

Parameter Symbol	Parameter Description	Test Description	Min	Typ	Max	Unit
V_{OH}	Output HIGH Voltage (For M5-128/1, M5-192/1, M5-256/1, M5-320, M5-384, M5-512 Devices)	$I_{OH} = -3.2 \text{ mA}$, $V_{CC} = \text{Min}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
		$I_{OH} = -100 \mu\text{A}$, $V_{CC} = \text{Max}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$		3.3	3.6	V
	Output HIGH Voltage (For M5-128, M5-192, M5-256 Devices)	$I_{OH} = -3.2 \text{ mA}$, $V_{CC} = \text{Min}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
		$I_{OH} = -2.5 \text{ mA}$, $V_{CC} = 5.25 \text{ V}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$			3.6	V
V_{OL}	Output LOW Voltage (Note 2)	$I_{OL} = +16 \text{ mA}$, $V_{CC} = \text{Min}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0			V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)			0.8	V
I_{IH}	Input HIGH Leakage Current	$V_{IN} = 5.25$, $V_{CC} = \text{Max}$ (Note 4)			10	μA
I_{IL}	Input LOW Leakage Current	$V_{IN} = 0$, $V_{CC} = \text{Max}$ (Note 4)			-10	μA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25$, $V_{CC} = \text{Max}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 4)			10	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0$, $V_{CC} = \text{Max}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 4)			-10	μA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5 V_{CC} = \text{Max}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 5)	-30		-180	mA

Note:

- 150° for M5-128, M5-192 and M5-256 devices. 130° for M5-128/1, M5-192/1, M5-256/1, M5-320, M5-384 and M5-512 devices.
- Total I_{OL} between ground pins should not exceed 64 mA.
- These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
- I/O pin leakage is the worst case of I_{IL} and I_{OZL} or I_{IH} and I_{OZH} .
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.

ABSOLUTE MAXIMUM RATINGS

M5LV

Storage Temperature. -65°C to +150°C
Device Junction Temperature. +130°C
Supply Voltage
with Respect to Ground -0.5 V to +4.5 V
DC Input Voltage -0.5 V to 5.5 V
Static Discharge Voltage 2000 V
Latchup Current (-40°C to +85°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)
Operating in Free Air. 0°C to +70°C
Supply Voltage (V_{CC})
with Respect to Ground. +3.0 V to +3.6 V

Industrial (I) Devices

Ambient Temperature (T_A)
Operating in Free Air. -40°C to +85°C
Supply Voltage (V_{CC})
with Respect to Ground. +3.0 V to +3.6 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

Select devices have been discontinued.
See Ordering Information section for product status.

3.3-V DC CHARACTERISTICS OVER OPERATING RANGES

Parameter Symbol	Parameter Description	Test Description		Min	Max	Unit
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -100 \mu A$	$V_{CC} - 0.2$		V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = 3.2 \text{ mA}$	2.4		V
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 100 \mu A$		0.2	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 16 \text{ mA (Note 1)}$		0.5	V
V_{IH}	Input HIGH Voltage	$V_{OUT} \geq V_{OH} \text{ Min or } V_{OUT} \leq V_{OL} \text{ Max (Note 2)}$		2.0	5.5	V
V_{IL}	Input LOW Voltage	$V_{OUT} \geq V_{OH} \text{ Min or } V_{OUT} \leq V_{OL} \text{ Max (Note 2)}$		-0.3	0.8	V
I_{IH}	Input HIGH Leakage Current	$V_{IN} = 3.6, V_{CC} = \text{Max (Note 3)}$			10	μA
I_{IL}	Input LOW Leakage Current	$V_{IN} = 0, V_{CC} = \text{Max (Note 3)}$			-10	μA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 3.6, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			10	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			-10	μA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5 V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 4)}$		-15	-160	mA

Notes:

1. Total I_{OL} between ground pins should not exceed 64 mA.
2. These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
3. I/O pin leakage is the worst case of I_{IL} and I_{OZL} or I_{IH} and I_{OZH} .
4. Not more than one output should be shorted at one time. Duration of the short-circuit should not exceed one second.

M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹

		-5		-6		-7		-10		-12		-15		-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Combinatorial Delay:																
t _{PDi}	Internal combinatorial propagation delay		3.5		4.5		5.5		8.0		10.0		13.0		18.0	ns
t _{PD}	Combinatorial propagation delay		5.5		6.5		7.5		10.0		12.0		15.0		20.0	ns
Registered Delays:																
t _{SS}	Synchronous clock setup time	3.0		3.0		4.0		5.0		6.0		8.0		10.0		ns
t _{SA}	Asynchronous clock setup time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t _{HS}	Synchronous clock hold time	0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
t _{HA}	Asynchronous clock hold time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t _{COSi}	Synchronous clock to internal output		2.5		3.0		4.0		5.0		6.0		8.0		10.0	ns
t _{COS}	Synchronous clock to output		4.5		5.0		6.0		7.0		8.0		10.0		12.0	ns
t _{COAi}	Asynchronous clock to internal output		6.0		6.0		8.0		10.0		13.0		15.0		18.0	ns
t _{COA}	Asynchronous clock to output		8.0		8.0		10.0		12.0		15.0		17.0		20.0	ns
Latched Delays:																
t _{SAL}	Latch setup time	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{HAL}	Latch hold time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t _{PDLi}	Transparent latch internal		6.0		7.0		7.0		8.0		9.0		10.0		10.0	ns
t _{PDL}	Propagation delay through transparent latch		8.0		9.0		9.0		10.0		11.0		12.0		12.0	ns
t _{GOAi}	Gate to internal output		7.0		8.0		8.0		9.0		10.0		11.0		12.0	ns
t _{GOA}	Gate to output		9.0		10.0		10.0		11.0		12.0		13.0		14.0	ns
Input Register Delays:																
t _{SIRS}	Input register setup time using a synchronous clock	2.0		2.0		2.0		3.0		3.0		3.0		3.0		ns
t _{SIRA}	Input register setup time using an asynchronous clock	0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
t _{HIRS}	Input register hold time using a synchronous clock	3.0		3.0		3.0		4.0		4.0		4.0		4.0		ns
t _{HIRA}	Input register hold time using an asynchronous clock	6.0		6.0		6.0		7.0		7.0		7.0		7.0		ns
Input Latch Delays:																
t _{SIL}	Input latch setup time	2.0		2.0		2.0		3.0		3.0		3.0		3.0		ns
t _{HIL}	Input latch hold time	6.0		6.0		6.0		7.0		7.0		7.0		7.0		ns
t _{PDILi}	Transparent input latch		5.0		5.0		5.5		6.0		6.0		6.0		6.0	ns
Output Delays:																
t _{BUF}	Output buffer delay		2.0		2.0		2.0		2.0		2.0		2.0		2.0	ns
t _{SLW}	Slow slew rate delay		2.5		2.5		2.5		2.5		2.5		2.5		2.5	ns
t _{EA}	Output enable time		7.5		7.5		9.5		10.0		12.0		15.0		20.0	ns
t _{ER}	Output disable time		7.5		7.5		9.5		10.0		12.0		15.0		20.0	ns

Select devices have been discontinued.
See Ordering Information section for product status.

M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹ (CONTINUED)

		-5		-6		-7		-10		-12		-15		-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Power Delays:																
t _{PL1}	Power level 1 delay (Note 2)		4.0 (5.0)		4.0		4.0 (5.0)		4.0 (5.0)		4.0 (5.0)		4.0 (5.0)		4.0 (5.0)	ns
t _{PL2}	Power level 2 delay (Note 2)		6.0 (9.0)		6.0		6.0 (9.0)		6.0 (9.0)		6.0 (9.0)		6.0 (9.0)		6.0 (9.0)	ns
t _{PL3}	Power level 3 delay (Note 2)		9.0 (17.5)		9.0		9.0 (17.5)		9.0 (17.5)		9.0 (17.5)		9.0 (17.5)		9.0 (17.5)	ns
Additional Cluster Delay:																
t _{PT}	Product term cluster delay		0.3		0.3		0.3		0.3		0.3		0.3		0.3	ns
Interconnect Delays:																
t _{BLK}	Block interconnect delay		1.5		1.5		1.5		2.0		2.0		2.0		2.0	ns
t _{SEG}	Segment interconnect delay		4.5		4.5		5.0		6.0		6.0		6.0		6.0	ns
Reset and Preset Delays:																
t _{SRI}	Asynchronous reset or preset to internal register output		6.0		8.0		8.0		10.0		12.0		14.0		16.0	ns
t _{SR}	Asynchronous reset or preset to register output		8.0		10.0		10.0		12.0		14.0		16.0		18.0	ns
t _{SRR}	Reset and set register recovery time	5.5		7.5		7.5		8.0		9.0		10.0		11.0		ns
t _{SRW}	Asynchronous reset or preset width	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
Clock Enable Delays:																
t _{CES}	Clock enable setup time	4.0		5.0		5.0		6.0		7.0		7.0		8.0		ns
t _{CEH}	Clock enable hold time	3.0		4.0		4.0		5.0		6.0		6.0		7.0		ns
Width:																
t _{WLS}	Global clock width low (Note 3)	2.5		3.0		3.0		4.0		5.0		6.0		6.0		ns
t _{WHS}	Global clock width high (Note 3)	2.5		3.0		3.0		4.0		5.0		6.0		6.0		ns
t _{WLA}	Product term clock width low	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{WHA}	Product term clock width high	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{GWA}	Gate width low (for low transparent) or high (for high transparent)	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{WIR}	Input register clock width low or high	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns

Select devices have been discontinued.
See Ordering Information section for product status.





Figure 9. I_{CC} Curves at High/Low Power Modes

Select devices have been discontinued.
See Ordering Information section for product status.

Top View

100-Pin TQFP (74 I/O)




**Select devices have been discontinued.
See Ordering Information for product status.**

20446G-018

Pin Designations

CLK = Clock
 GND = Ground
 I = Input
 I/O = Input/Output
 NC = No Connect


V_{CC} = Supply Voltage
TDI = Test Data In
TCK = Test Clock
TMS = Test Mode Select
TDO = Test Data Out



144-PIN PQFP CONNECTION DIAGRAM

Top View

144-Pin PQFP



Select devices have been discontinued.
See Ordering Information section for product status.


*Package obsolete, contact factory.

20446G-019

Pin Designations

CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect


V_{CC} = Supply Voltage
TDI = Test Data In
TCK = Test Clock
TMS = Test Mode Select
TDO = Test Data Out



160-PIN PQFP (WITH INTERNAL HEAT SPREADER) CONNECTION DIAGRAM Top View

160-Pin PQFP (320, 384, 512 Macrocells)

Select devices have been discontinued.
See Ordering Information section for product status.




*Package obsolete, contact factory.

20446G-022

Pin Designations


CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect

V_{CC} = Supply Voltage
TDI = Test Data In
TCK = Test Clock
TMS = Test Mode Select
TDO = Test Data Out



208-PIN PQFP (WITH INTERNAL HEAT SPREADER) CONNECTION DIAGRAM Top View

208-Pin PQFP (320, 384, 512 Macrocells)




Select devices have been discontinued.
See Ordering Information section for product status.

20446G-024

Pin Designations

CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect

V_{CC} = Supply Voltage
TDI = Test Data In
TCK = Test Clock
TMS = Test Mode Select
TDO = Test Data Out



256-BALL BGA CONNECTION DIAGRAM — M5-320

Bottom View (I/O Pin-outs)

256-Ball BGA

	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
A	GND	I/O11	GND	I/O44	I/O58	GND	I/O70	I/O76	GND	GND	GND	GND	I/O108	I/O116	GND	I/O128	I/O134	GND	GND	GND	A
B	GND	I/O12	I/O28	I/O45	I/O59	I/O64	I/O71	I/O77	I/O84	I/O90	I/O96	I/O102	I/O109	I/O117	I/O122	I/O129	I/O135	I/O148	I/O164	GND	B
C	I/O0	I/O13	V _{CC}	I/O46	I/O60	I/O65	I/O72	I/O78	I/O85	I/O91	I/O97	I/O103	I/O110	I/O118	I/O123	I/O130	I/O136	V _{CC}	I/O165	I/O181	C
D	I/O1	I/O14	I/O29	V _{CC}	V _{CC}	I/O66	V _{CC}	I/O79	I/O86	I/O92	I/O98	I/O104	I/O111	V _{CC}	I/O124	V _{CC}	V _{CC}	I/O149	I/O166	I/O182	D
E	I/O2	I/O15	I/O30	TDI													TDI	I/O150	I/O167	I/O183	E
F	GND	I/O16	I/O31	I/O47													I/O137	I/O151	I/O168	GND	F
G	I/O3	I/O17	I/O32	V _{CC}													V _{CC}	I/O152	I/O169	I/O184	G
H	GND	I/O18	I/O33	I/O48													I/O138	I/O153	I/O170	GND	H
J	I/O4	I/O19	I/O34	I/O49													I/O139	I/O154	I/O171	I/O185	J
K	GND	I/O20	I/O35	I/O50													I/O140	I/O155	I/O172	I/O186	K
L	I/O5	I/O21	I/O36	I/O51													I/O141	I/O156	I/O173	GND	L
M	I/O6	I/O22	I/O37	I/O52													I/O142	I/O157	I/O174	I/O187	M
N	GND	I/O23	I/O38	I/O53													I/O143	I/O158	I/O175	GND	N
P	I/O7	I/O24	I/O39	V _{CC}													V _{CC}	I/O159	I/O176	I/O188	P
R	GND	I/O25	I/O40	I/O54													I/O144	I/O160	I/O177	GND	R
T	I/O8	I/O26	I/O41	TCK													TMS	I/O161	I/O178	I/O189	T
U	I/O9	I/O27	I/O42	V _{CC}													V _{CC}	I/O162	I/O179	I/O190	U
V	I/O10	I/O28	V _{CC}	I/O55													I/O145	V _{CC}	I/O180	I/O191	V
W	GND	I/O29	I/O43	I/O56													I/O146	I/O163	I/O181	GND	W
Y	GND	I/O30	GND	I/O57													I/O147	GND	I/O182	I/O192	Y

Pin Designations

CLK	=	Clock
GND	=	Ground
I	=	Input
I/O	=	Input/Output
NC	=	No Connect
V _{CC}	=	Supply Voltage
TDI	=	Test Data In
TCK	=	Test Clock
TMS	=	Test Mode Select
TDO	=	Test Data Out

Select devices have been discontinued.
See Ordering Information section for product status.

256-BALL BGA CONNECTION DIAGRAM — M5-320

Bottom View (Macrocell Association)

256-Ball BGA

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y	
1	GND	GND	3A11	3D15	3D12	GND	3D7	GND	3D3	3D2	GND	2D2	GND	2D7	GND	2D10	2D13	2D15	GND	GND	1
2	GND	3B2	3A3	3A8	3A13	3D13	3D9	3D8	3D4	13/CLK3	12/CLK2	2D3	2D4	2D8	2D12	2A15	2A13	2A12	2A9	2A7	2
3	GND	3B8	V _{CC}	3A2	3A4	3A12	3D14	3D10	3D5	3D0	2D0	2D5	2D9	2D14	2A14	2A10	2A8	V _{CC}	2A3	GND	3
4	3B13	3B11	3B3	V _{CC}	TDO	3A7	V _{CC}	3D11	3D6	3D1	2D1	2D6	2D11	V _{CC}	2A11	TMS	V _{CC}	2A6	2A2	2A0	4
5	4B14	4B15	3B4	V _{CC}	Pin Designations CLK = Clock GND = Ground I = Input I/O = Input/Output NC = No Connect V_{CC} = Supply Voltage TDI = Test Data In TCK = Test Clock TMS = Test Mode Select TDO = Test Data Out 4 D 15 Macrocell (0-15) PAL Block (A-D) Segment (0-4)	4B8	4B10	4B13	V _{CC}	2A4	2A1	2B0	2B1	5							
6	GND	4B11	3B12	3B7		V _{CC}	2A1	2B4	GND	6											
7	4B8	4B10	4B13	V _{CC}		V _{CC}	2B2	2B5	2B7	7											
8	4B4	4B6	4B9	4B12		2B3	2B6	2B9	2B11	8											
9	GND	4B3	4B5	4B7		2B8	2B10	2B12	GND	9											
10	GND	4B0	4B1	4B2		2B13	2B14	2B15	GND	10											
11	GND	4A0	4A1	4A2		1B13	1B14	1B15	GND	11											
12	GND	4A3	4A5	4A7		1B8	1B10	1B12	GND	12											
13	4A4	4A6	4A9	4A12		1B3	1B6	1B9	1B11	13											
14	4A8	4A10	4A13	V _{CC}		V _{CC}	1B2	1B5	1B7	14											
15	GND	4A11	0B12	0B7		1A4	1A1	1B4	GND	15											
16	4A14	4A15	0B4	V _{CC}		V _{CC}	1A5	1B0	1B1	16											
17	0B13	0B11	0B3	V _{CC}	TDI	0A7	V _{CC}	0D11	0D6	0D1	1D1	1D6	1D11	V _{CC}	1A11	TCK	V _{CC}	1A6	1A2	1A0	17
18	GND	0B8	V _{CC}	0A2	0A4	0A12	0D14	0D9	0D5	0D0	1D0	1D5	1D10	1D14	1A14	1A10	1A8	V _{CC}	1A3	GND	18
19	0B2	0A3	0A8	0A11	0A13	0D12	0D8	0D4	0D3	10/CLK0	11/CLK1	1D4	1D8	1D9	1D13	1A15	1A12	1A9	1A7	GND	19
20	GND	GND	0D15	0D13	0D10	GND	0D7	GND	0D2	GND	1D2	1D3	GND	1D7	GND	1D12	1D15	1A13	GND	GND	20

Select devices have been discontinued.
See Ordering Information section for product status.

352-BALL BGA CONNECTION DIAGRAM — M5-512, M5LV-512

Bottom View (I/O Pin-outs)

352-Ball BGA

		A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y	AA	AB	AC	AD	AE	AF			
		NC	NC	NC	GND	NC	I/O189	I/O190	I/O191	V _{CC}	I/O192	V _{CC}	I/O193	I/O194	I/O195	V _{CC}	I/O196	I/O197	I/O198	V _{CC}	I/O199	V _{CC}	I/O200	I/O201	I/O202	I/O203	I/O204			
		NC	NC	NC	I/O205	I/O206	I/O207	I/O208	I/O209	I/O210	I/O211	I/O212	I/O213	I/O194	I/O214	I/O233 I ₃ CLK ₃	I/O234	I/O235	I/O236	I/O237	I/O218	I/O219	I/O220	I/O221	I/O222	I/O223	I/O243	I/O255		
		NC	NC	NC	I/O228	I/O229	I/O230	I/O231	I/O232	I/O233	I/O234	I/O235	I/O236	I/O237	I/O238	I/O239	I/O240	I/O241	I/O242	I/O243	I/O244	I/O245	I/O246	I/O247	I/O248	I/O249	I/O250	I/O251	I/O252	
		NC	NC	NC	I/O253	I/O254	I/O255	I/O256	I/O257	I/O258	I/O259	I/O260	I/O261	I/O262	I/O263	I/O264	I/O265	I/O266	I/O267	I/O268	I/O269	I/O270	I/O271	I/O272	I/O273	I/O274	I/O275	I/O276	I/O277	
		NC	NC	NC	I/O278	I/O279	I/O280	I/O281	I/O282	I/O283	I/O284	I/O285	I/O286	I/O287	I/O288	I/O289	I/O290	I/O291	I/O292	I/O293	I/O294	I/O295	I/O296	I/O297	I/O298	I/O299	I/O300	I/O301	I/O302	
		NC	NC	NC	I/O303	I/O304	I/O305	I/O306	I/O307	I/O308	I/O309	I/O310	I/O311	I/O312	I/O313	I/O314	I/O315	I/O316	I/O317	I/O318	I/O319	I/O320	I/O321	I/O322	I/O323	I/O324	I/O325	I/O326	I/O327	
		NC	NC	NC	I/O328	I/O329	I/O330	I/O331	I/O332	I/O333	I/O334	I/O335	I/O336	I/O337	I/O338	I/O339	I/O340	I/O341	I/O342	I/O343	I/O344	I/O345	I/O346	I/O347	I/O348	I/O349	I/O350	I/O351	I/O352	
		NC	NC	NC	I/O353	I/O354	I/O355	I/O356	I/O357	I/O358	I/O359	I/O360	I/O361	I/O362	I/O363	I/O364	I/O365	I/O366	I/O367	I/O368	I/O369	I/O370	I/O371	I/O372	I/O373	I/O374	I/O375	I/O376	I/O377	
		NC	NC	NC	I/O378	I/O379	I/O380	I/O381	I/O382	I/O383	I/O384	I/O385	I/O386	I/O387	I/O388	I/O389	I/O390	I/O391	I/O392	I/O393	I/O394	I/O395	I/O396	I/O397	I/O398	I/O399	I/O400	I/O401	I/O402	
		NC	NC	NC	I/O403	I/O404	I/O405	I/O406	I/O407	I/O408	I/O409	I/O410	I/O411	I/O412	I/O413	I/O414	I/O415	I/O416	I/O417	I/O418	I/O419	I/O420	I/O421	I/O422	I/O423	I/O424	I/O425	I/O426	I/O427	
		NC	NC	NC	I/O428	I/O429	I/O430	I/O431	I/O432	I/O433	I/O434	I/O435	I/O436	I/O437	I/O438	I/O439	I/O440	I/O441	I/O442	I/O443	I/O444	I/O445	I/O446	I/O447	I/O448	I/O449	I/O450	I/O451	I/O452	
		NC	NC	NC	I/O453	I/O454	I/O455	I/O456	I/O457	I/O458	I/O459	I/O460	I/O461	I/O462	I/O463	I/O464	I/O465	I/O466	I/O467	I/O468	I/O469	I/O470	I/O471	I/O472	I/O473	I/O474	I/O475	I/O476	I/O477	
		NC	NC	NC	I/O478	I/O479	I/O480	I/O481	I/O482	I/O483	I/O484	I/O485	I/O486	I/O487	I/O488	I/O489	I/O490	I/O491	I/O492	I/O493	I/O494	I/O495	I/O496	I/O497	I/O498	I/O499	I/O500	I/O501	I/O502	
		NC	NC	NC	I/O503	I/O504	I/O505	I/O506	I/O507	I/O508	I/O509	I/O510	I/O511	I/O512	I/O513	I/O514	I/O515	I/O516	I/O517	I/O518	I/O519	I/O520	I/O521	I/O522	I/O523	I/O524	I/O525	I/O526	I/O527	
		NC	NC	NC	I/O528	I/O529	I/O530	I/O531	I/O532	I/O533	I/O534	I/O535	I/O536	I/O537	I/O538	I/O539	I/O540	I/O541	I/O542	I/O543	I/O544	I/O545	I/O546	I/O547	I/O548	I/O549	I/O550	I/O551	I/O552	
		NC	NC	NC	I/O553	I/O554	I/O555	I/O556	I/O557	I/O558	I/O559	I/O560	I/O561	I/O562	I/O563	I/O564	I/O565	I/O566	I/O567	I/O568	I/O569	I/O570	I/O571	I/O572	I/O573	I/O574	I/O575	I/O576	I/O577	
		NC	NC	NC	I/O578	I/O579	I/O580	I/O581	I/O582	I/O583	I/O584	I/O585	I/O586	I/O587	I/O588	I/O589	I/O590	I/O591	I/O592	I/O593	I/O594	I/O595	I/O596	I/O597	I/O598	I/O599	I/O600	I/O601	I/O602	
		NC	NC	NC	I/O603	I/O604	I/O605	I/O606	I/O607	I/O608	I/O609	I/O610	I/O611	I/O612	I/O613	I/O614	I/O615	I/O616	I/O617	I/O618	I/O619	I/O620	I/O621	I/O622	I/O623	I/O624	I/O625	I/O626	I/O627	
		NC	NC	NC	I/O628	I/O629	I/O630	I/O631	I/O632	I/O633	I/O634	I/O635	I/O636	I/O637	I/O638	I/O639	I/O640	I/O641	I/O642	I/O643	I/O644	I/O645	I/O646	I/O647	I/O648	I/O649	I/O650	I/O651	I/O652	
		NC	NC	NC	I/O653	I/O654	I/O655	I/O656	I/O657	I/O658	I/O659	I/O660	I/O661	I/O662	I/O663	I/O664	I/O665	I/O666	I/O667	I/O668	I/O669	I/O670	I/O671	I/O672	I/O673	I/O674	I/O675	I/O676	I/O677	
		NC	NC	NC	I/O678	I/O679	I/O680	I/O681	I/O682	I/O683	I/O684	I/O685	I/O686	I/O687	I/O688	I/O689	I/O690	I/O691	I/O692	I/O693	I/O694	I/O695	I/O696	I/O697	I/O698	I/O699	I/O700	I/O701	I/O702	
		NC	NC	NC	I/O703	I/O704	I/O705	I/O706	I/O707	I/O708	I/O709	I/O710	I/O711	I/O712	I/O713	I/O714	I/O715	I/O716	I/O717	I/O718	I/O719	I/O720	I/O721	I/O722	I/O723	I/O724	I/O725	I/O726	I/O727	
		NC	NC	NC	I/O728	I/O729	I/O730	I/O731	I/O732	I/O733	I/O734	I/O735	I/O736	I/O737	I/O738	I/O739	I/O740	I/O741	I/O742	I/O743	I/O744	I/O745	I/O746	I/O747	I/O748	I/O749	I/O750	I/O751	I/O752	
		NC	NC	NC	I/O753	I/O754	I/O755	I/O756	I/O757	I/O758	I/O759	I/O760	I/O761	I/O762	I/O763	I/O764	I/O765	I/O766	I/O767	I/O768	I/O769	I/O770	I/O771	I/O772	I/O773	I/O774	I/O775	I/O776	I/O777	
		NC	NC	NC	I/O778	I/O779	I/O780	I/O781	I/O782	I/O783	I/O784	I/O785	I/O786	I/O787	I/O788	I/O789	I/O790	I/O791	I/O792	I/O793	I/O794	I/O795	I/O796	I/O797	I/O798	I/O799	I/O800	I/O801	I/O802	
		NC	NC	NC	I/O803	I/O804	I/O805	I/O806	I/O807	I/O808	I/O809	I/O810	I/O811	I/O812	I/O813	I/O814	I/O815	I/O816	I/O817	I/O818	I/O819	I/O820	I/O821	I/O822	I/O823	I/O824	I/O825	I/O826	I/O827	
		NC	NC	NC	I/O828	I/O829	I/O830	I/O831	I/O832	I/O833	I/O834	I/O835	I/O836	I/O837	I/O838	I/O839	I/O840	I/O841	I/O842	I/O843	I/O844	I/O845	I/O846	I/O847	I/O848	I/O849	I/O850	I/O851	I/O852	
		NC	NC	NC	I/O853	I/O854	I/O855	I/O856	I/O857	I/O858	I/O859	I/O860	I/O861	I/O862	I/O863	I/O864	I/O865	I/O866	I/O867	I/O868	I/O869	I/O870	I/O871	I/O872	I/O873	I/O874	I/O875	I/O876	I/O877	
		NC	NC	NC	I/O878	I/O879	I/O880	I/O881	I/O882	I/O883	I/O884	I/O885	I/O886	I/O887	I/O888	I/O889	I/O890	I/O891	I/O892	I/O893	I/O894	I/O895	I/O896	I/O897	I/O898	I/O899	I/O900	I/O901	I/O902	
		NC	NC	NC	I/O903	I/O904	I/O905	I/O906	I/O907	I/O908	I/O909	I/O910	I/O911	I/O912	I/O913	I/O914	I/O915	I/O916	I/O917	I/O918	I/O919	I/O920	I/O921	I/O922	I/O923	I/O924	I/O925	I/O926	I/O927	
		NC	NC	NC	I/O928	I/O929	I/O930	I/O931	I/O932	I/O933	I/O934	I/O935	I/O936	I/O937	I/O938	I/O939	I/O940	I/O941	I/O942	I/O943	I/O944	I/O945	I/O946	I/O947	I/O948	I/O949	I/O950	I/O951	I/O952	
		NC	NC	NC	I/O953	I/O954	I/O955	I/O956	I/O957	I/O958	I/O959	I/O960	I/O961	I/O962	I/O963	I/O964	I/O965	I/O966	I/O967	I/O968	I/O969	I/O970	I/O971	I/O972	I/O973	I/O974	I/O975	I/O976	I/O977	
		NC	NC	NC	I/O978	I/O979	I/O980	I/O981	I/O982	I/O983	I/O984	I/O985	I/O986	I/O987	I/O988	I/O989	I/O990	I/O991	I/O992	I/O993	I/O994	I/O995	I/O996	I/O997	I/O998	I/O999	I/O1000	I/O1001	I/O1002	
		NC	NC	NC	I/O1003	I/O1004	I/O1005	I/O1006	I/O1007	I/O1008	I/O1009	I/O1010	I/O1011	I/O1012	I/O1013	I/O1014	I/O1015	I/O1016	I/O1017	I/O1018	I/O1019	I/O1020	I/O1021	I/O1022	I/O1023	I/O1024	I/O1025	I/O1026	I/O1027	
		NC	NC	NC	I/O1028	I/O1029	I/O1030	I/O1031	I/O1032	I/O1033	I/O1034	I/O1035	I/O1036	I/O1037	I/O1038	I/O1039	I/O1040	I/O1041	I/O1042	I/O1043	I/O1044	I/O1045	I/O1046	I/O1047	I/O1048	I/O1049	I/O1050	I/O1051	I/O1052	
		NC	NC	NC	I/O1053	I/O1054	I/O1055	I/O1056	I/O1057	I/O1058	I/O1059	I/O1060	I/O1061	I/O1062	I/O1063	I/O1064	I/O1065	I/O1066	I/O1067	I/O1068	I/O1069	I/O1070	I/O1071	I/O1072	I/O1073	I/O1074	I/O1075	I/O1076	I/O1077	
		NC	NC	NC	I/O1078	I/O1079	I/O1080	I/O1081	I/O1082	I/O1083	I/O1084	I/O1085	I/O1086	I/O1087	I/O1088	I/O1089	I/O1090	I/O1091	I/O1092	I/O1093	I/O1094	I/O1095	I/O1096	I/O1097	I/O1098	I/O1099	I/O1100	I/O1101	I/O1102	
		NC	NC	NC	I/O1103	I/O1104	I/O1105	I/O1106	I/O1107	I/O1108	I/O1109	I/O1110	I/O1111	I/O1112	I/O1113	I/O1114	I/O1115	I/O1116	I/O1117	I/O1118	I/O1119	I/O1120	I/O1121	I/O1122	I/O1123	I/O1124	I/O1125	I/O1126	I/O1127	
		NC	NC	NC	I/O1128	I/O1129	I/O1130	I/O1131	I/O1132	I/O1133	I/O1134	I/O1135	I/O1136	I/O1137	I/O1138	I/O1139	I/O1140	I/O1141	I/O1142	I/O1143	I/O1144	I/O1145	I/O1146	I/O1147	I/O1148	I/O1149	I/O1150	I/O1151	I/O1152	
		NC	NC	NC	I/O1153	I/O1154	I/O1155	I/O1156	I/O1157	I/O1158	I/O1159	I/O1160	I/O1161	I/O1162	I/O1163	I/O1164	I/O1165	I/O1166	I/O1167	I/O1168	I/O1169	I/O1170	I/O1171	I/O1172	I/O1173	I/O1174	I/O1175	I/O1176	I/O1177	
		NC	NC	NC	I/O1178	I/O1179	I/O1180	I/O1181	I/O1182	I/O1183	I/O1184	I/O1185	I/O1186	I/O1187	I/O1188	I/O1189	I/O1190	I/O1191	I/O1192	I/O1193	I/O1194	I/O1195	I/O1196	I/O1197	I/O1198	I/O1199	I/O1200	I/O1201	I/O1202	
		NC	NC	NC	I/O1203	I/O1204	I/O1205	I/O1206	I/O1207	I/O1208																				