




Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

## Applications of Embedded - CPLDs

### Details

|                                 |                                                                                                                                                                         |
|---------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Obsolete                                                                                                                                                                |
| Programmable Type               | In System Programmable                                                                                                                                                  |
| Delay Time tpd(1) Max           | 10 ns                                                                                                                                                                   |
| Voltage Supply - Internal       | 3V ~ 3.6V                                                                                                                                                               |
| Number of Logic Elements/Blocks | -                                                                                                                                                                       |
| Number of Macrocells            | 256                                                                                                                                                                     |
| Number of Gates                 | -                                                                                                                                                                       |
| Number of I/O                   | 120                                                                                                                                                                     |
| Operating Temperature           | -40°C ~ 85°C (TA)                                                                                                                                                       |
| Mounting Type                   | Surface Mount                                                                                                                                                           |
| Package / Case                  | 160-BQFP                                                                                                                                                                |
| Supplier Device Package         | 160-PQFP (28x28)                                                                                                                                                        |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/m5lv-256-120-10yi">https://www.e-xfl.com/product-detail/lattice-semiconductor/m5lv-256-120-10yi</a> |

Table 2. MACH 5 Speed Grades

| Device              | Speed Grade <sup>1</sup> |    |      |      |      |      |     |
|---------------------|--------------------------|----|------|------|------|------|-----|
|                     | -5                       | -6 | -7   | -10  | -12  | -15  | -20 |
| M5-128 <sup>2</sup> |                          |    | C    | C, I | C, I | C, I | I   |
| M5-128/1            | C                        |    | C, I | C, I | C, I | C, I | I   |
| M5LV-128            | C                        |    | C, I | C, I | C, I | I    |     |
| M5-192/1            | C                        |    | C, I | C, I | C, I | C, I | I   |
| M5-256 <sup>2</sup> |                          |    | C    | C, I | C, I | C, I | I   |
| M5-256/1            | C                        |    | C, I | C, I | C, I | C, I | I   |
| M5LV-256            | C                        |    | C, I | C, I | C, I | I    |     |
| M5-320              |                          | C  | C, I | C, I | C, I | C, I | I   |
| M5LV-320            |                          | C  | C, I | C, I | C, I | C, I | I   |
| M5-384              |                          | C  | C, I | C, I | C, I | C, I | I   |
| M5LV-384            |                          | C  | C, I | C, I | C, I | C, I | I   |
| M5-512              |                          | C  | C, I | C, I | C, I | C, I | I   |
| M5LV-512            |                          | C  | C, I | C, I | C, I | C, I | I   |

**Note:**

1. C = Commercial grade, I = Industrial grade
2. /1 version recommended for new designs

With Lattice's unique hierarchical architecture, the MACH 5 family provides densities up to 512 macrocells to support full system logic integration. Extensive routing resources ensure pinout retention as well as high utilization. It is ideal for PAL<sup>®</sup> block device integration and a wide range of other applications including high-speed computing, low-power applications, communications, and embedded control. At each macrocell density point, Lattice offers several I/O and package options to meet a wide range of design needs (Table 3).

Table 3. MACH 5 Package and I/O Options <sup>1</sup>

|              | M5-128/1<br>M5LV-128 |        | M5-192/1 | M5-256/1<br>M5LV-256 |         | M5-320<br>M5LV-320 |      | M5-384<br>M5LV-384 |      | M5-512<br>M5LV-512 |      |
|--------------|----------------------|--------|----------|----------------------|---------|--------------------|------|--------------------|------|--------------------|------|
|              | 5                    | 3.3    |          | 5                    | 3.3     | 5                  | 3.3  | 5                  | 3.3  | 5                  | 3.3  |
| 100-pin TQFP | 68                   | 68, 74 | 68       | 68                   | 68*, 74 |                    |      |                    |      |                    |      |
| 100-pin PQFP | 68                   | 68*    | 68*      | 68*                  | 68      |                    |      |                    |      |                    |      |
| 144-pin TQFP |                      | 104    |          |                      | 104     |                    |      |                    |      |                    |      |
| 144-pin PQFP | 104                  | 104*   | 104*     | 104*                 | 104*    |                    |      |                    |      |                    |      |
| 160-pin PQFP | 120                  | 120    | 120      | 120                  | 120     | 120*               | 120  | 120*               | 120  | 120*               | 120  |
| 208-pin PQFP |                      |        |          | 160                  | 160     | 160                | 160  | 160                | 160  | 160                | 160  |
| 240-pin PQFP |                      |        |          |                      |         | 184*               | 184* | 184*               | 184* | 184*               | 184* |
| 256-ball BGA |                      |        |          |                      |         | 192                | 192* | 192*               | 192* | 192*               | 192* |
| 352-ball BGA |                      |        |          |                      |         |                    |      |                    |      | 256                | 256  |

**Note:**

1. The I/O options indicated with a "\*" are obsolete, please contact factory for more information.

Advanced power management options allow designers to incrementally reduce power while maintaining the level of performance needed for today's complex designs. I/O safety features allow for mixed-voltage design,

Select devices have been discontinued.  
See Ordering Information section for product status.


- ◆ Global clock (0, 1, 2, or 3) with positive and negative edge clock enable (biphase)

## Clock Line 2 Options

- ◆ Global clock (0, 1, 2, or 3) with clock enable


### Clock Line 3 Options

- ◆ Complement of clock line 2 (same clock enable)
- ◆ Product-term clock (if clock line 2 does not use clock enable)



20446G-004

### Figure 4. Clock Generator



20446G-005

### Figure 5. Set/Reset Generator

The set/reset generation portion of the control generator (Figure 5) creates three set/reset lines for the PAL block. Each macrocell can choose one of these three lines or choose no set/reset at all. All three lines can be configured for product term set/reset and two of the three lines can be configured as sum term set/reset and one of the lines can be configured as product-term or sum-term latch enable. While the set/reset signals are generated in the control generator, whether that signal sets or resets a flip-flop is determined within the individual macrocell. The same signal can set one flip-flop and reset another. PT2 or /PT2 can also be used as a latch enable for macrocells configured as latches.

**Select devices have been discontinued.  
See Ordering Information section for product status.**

## MACH 5 TIMING MODEL

The primary focus of the MACH 5 timing model is to accurately represent the timing in a MACH 5 device, and at the same time, be easy to understand. This model accurately describes all combinatorial and registered paths through the device, making a distinction between **internal feedback** and **external feedback**. A signal uses internal feedback when it is fed back into the switch matrix or block without having to go through the output buffer. The input register specifications are also reported as internal feedback. When a signal is fed back into the switch matrix after having gone through the output buffer, it is using external feedback.

The parameter,  $t_{BUF}$  is defined as the time it takes to go through the output buffer to the I/O pad. If a signal goes to the internal feedback rather than to the I/O pad, the parameter designator is followed by an "i". By adding  $t_{BUF}$  to this internal parameter, the external parameter is derived. For example,  $t_{PD} = t_{PDi} + t_{BUF}$ . A diagram representing the modularized MACH 5 timing model is shown in Figure 7. Refer to the Technical Note entitled *MACH 5 Timing and High Speed Design* for a more detailed discussion about the timing parameters.





Figure 7. MACH 5 Timing Model

20446G-014

Select devices have been discontinued.  
See Ordering Information section for product status.


## MACH 5 PAL BLOCK



Select devices have been discontinued.  
See Ordering Information section for product status.

20446G-015


# BLOCK DIAGRAM — M5(LV)-320/XXX



Select devices have been discontinued.  
See Ordering Information section for product status.

20446G-010


# BLOCK DIAGRAM — M5(LV)-384/XXX



Select devices have been discontinued.  
See Ordering Information section for product status.

20446G-011

# BLOCK DIAGRAM — M5(LV)-512/XXX



Continued

Select devices have been discontinued.  
See Ordering Information section for product status.



## ABSOLUTE MAXIMUM RATINGS

### M5

Storage Temperature. . . . . -65°C to +150°C  
 Device Junction  
 Temperature (Note 1) . . . . . +130°C or +150°C  
 Supply Voltage  
 with Respect to Ground . . . . . -0.5 V to +7.0 V  
 DC Input Voltage . . . . . -0.5 V to 5.5 V  
 Static Discharge Voltage . . . . . 2000 V  
 Latchup Current (-40°C to +85°C) . . . . . 200 mA

*Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.*

## OPERATING RANGES

### Commercial (C) Devices

Ambient Temperature ( $T_A$ )  
 Operating in Free Air. . . . . 0°C to +70°C  
 Supply Voltage ( $V_{CC}$ )  
 with Respect to Ground. . . . . +4.75 V to +5.25 V

### Industrial (I) Devices

Ambient Temperature ( $T_A$ )  
 Operating in Free Air. . . . . -40°C to +85°C  
 Supply Voltage ( $V_{CC}$ )  
 with Respect to Ground. . . . . +4.5 V to +5.5 V

*Operating ranges define those limits between which the functionality of the device is guaranteed.*

Select devices have been discontinued.  
See Ordering Information section for product status.

## 5-V DC CHARACTERISTICS OVER OPERATING RANGES

| Parameter Symbol | Parameter Description                                                                     | Test Description                                                                              | Min | Typ | Max  | Unit          |
|------------------|-------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------|-----|-----|------|---------------|
| $V_{OH}$         | Output HIGH Voltage<br>(For M5-128/1, M5-192/1, M5-256/1, M5-320, M5-384, M5-512 Devices) | $I_{OH} = -3.2 \text{ mA}$ , $V_{CC} = \text{Min}$ , $V_{IN} = V_{IH} \text{ or } V_{IL}$     | 2.4 |     |      | V             |
|                  |                                                                                           | $I_{OH} = -100 \mu\text{A}$ , $V_{CC} = \text{Max}$ , $V_{IN} = V_{IH} \text{ or } V_{IL}$    |     | 3.3 | 3.6  | V             |
|                  | Output HIGH Voltage<br>(For M5-128, M5-192, M5-256 Devices)                               | $I_{OH} = -3.2 \text{ mA}$ , $V_{CC} = \text{Min}$ , $V_{IN} = V_{IH} \text{ or } V_{IL}$     | 2.4 |     |      | V             |
|                  |                                                                                           | $I_{OH} = -2.5 \text{ mA}$ , $V_{CC} = 5.25 \text{ V}$ , $V_{IN} = V_{IH} \text{ or } V_{IL}$ |     |     | 3.6  | V             |
| $V_{OL}$         | Output LOW Voltage (Note 2)                                                               | $I_{OL} = +16 \text{ mA}$ , $V_{CC} = \text{Min}$ , $V_{IN} = V_{IH} \text{ or } V_{IL}$      |     |     | 0.5  | V             |
| $V_{IH}$         | Input HIGH Voltage                                                                        | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)                                 | 2.0 |     |      | V             |
| $V_{IL}$         | Input LOW Voltage                                                                         | Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)                                  |     |     | 0.8  | V             |
| $I_{IH}$         | Input HIGH Leakage Current                                                                | $V_{IN} = 5.25$ , $V_{CC} = \text{Max}$ (Note 4)                                              |     |     | 10   | $\mu\text{A}$ |
| $I_{IL}$         | Input LOW Leakage Current                                                                 | $V_{IN} = 0$ , $V_{CC} = \text{Max}$ (Note 4)                                                 |     |     | -10  | $\mu\text{A}$ |
| $I_{OZH}$        | Off-State Output Leakage Current HIGH                                                     | $V_{OUT} = 5.25$ , $V_{CC} = \text{Max}$ , $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 4)      |     |     | 10   | $\mu\text{A}$ |
| $I_{OZL}$        | Off-State Output Leakage Current LOW                                                      | $V_{OUT} = 0$ , $V_{CC} = \text{Max}$ , $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 4)         |     |     | -10  | $\mu\text{A}$ |
| $I_{SC}$         | Output Short-Circuit Current                                                              | $V_{OUT} = 0.5 V_{CC} = \text{Max}$ , $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 5)           | -30 |     | -180 | mA            |

### Note:

- 150° for M5-128, M5-192 and M5-256 devices. 130° for M5-128/1, M5-192/1, M5-256/1, M5-320, M5-384 and M5-512 devices.
- Total  $I_{OL}$  between ground pins should not exceed 64 mA.
- These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
- I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  or  $I_{IH}$  and  $I_{OZH}$ .
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.

## M5(LV) TIMING PARAMETERS OVER OPERATING RANGES<sup>1</sup>

|                        |                                                       | -5  |     | -6  |      | -7  |      | -10 |      | -12 |      | -15 |      | -20  |      | Unit |
|------------------------|-------------------------------------------------------|-----|-----|-----|------|-----|------|-----|------|-----|------|-----|------|------|------|------|
|                        |                                                       | Min | Max | Min | Max  | Min | Max  | Min | Max  | Min | Max  | Min | Max  | Min  | Max  |      |
| Combinatorial Delay:   |                                                       |     |     |     |      |     |      |     |      |     |      |     |      |      |      |      |
| t <sub>PDi</sub>       | Internal combinatorial propagation delay              |     | 3.5 |     | 4.5  |     | 5.5  |     | 8.0  |     | 10.0 |     | 13.0 |      | 18.0 | ns   |
| t <sub>PD</sub>        | Combinatorial propagation delay                       |     | 5.5 |     | 6.5  |     | 7.5  |     | 10.0 |     | 12.0 |     | 15.0 |      | 20.0 | ns   |
| Registered Delays:     |                                                       |     |     |     |      |     |      |     |      |     |      |     |      |      |      |      |
| t <sub>SS</sub>        | Synchronous clock setup time                          | 3.0 |     | 3.0 |      | 4.0 |      | 5.0 |      | 6.0 |      | 8.0 |      | 10.0 |      | ns   |
| t <sub>SA</sub>        | Asynchronous clock setup time                         | 3.0 |     | 3.0 |      | 4.0 |      | 5.0 |      | 6.0 |      | 7.0 |      | 8.0  |      | ns   |
| t <sub>HS</sub>        | Synchronous clock hold time                           | 0.0 |     | 0.0 |      | 0.0 |      | 0.0 |      | 0.0 |      | 0.0 |      | 0.0  |      | ns   |
| t <sub>HA</sub>        | Asynchronous clock hold time                          | 3.0 |     | 3.0 |      | 4.0 |      | 5.0 |      | 6.0 |      | 7.0 |      | 8.0  |      | ns   |
| t <sub>COsi</sub>      | Synchronous clock to internal output                  |     | 2.5 |     | 3.0  |     | 4.0  |     | 5.0  |     | 6.0  |     | 8.0  |      | 10.0 | ns   |
| t <sub>COS</sub>       | Synchronous clock to output                           |     | 4.5 |     | 5.0  |     | 6.0  |     | 7.0  |     | 8.0  |     | 10.0 |      | 12.0 | ns   |
| t <sub>COAi</sub>      | Asynchronous clock to internal output                 |     | 6.0 |     | 6.0  |     | 8.0  |     | 10.0 |     | 13.0 |     | 15.0 |      | 18.0 | ns   |
| t <sub>COA</sub>       | Asynchronous clock to output                          |     | 8.0 |     | 8.0  |     | 10.0 |     | 12.0 |     | 15.0 |     | 17.0 |      | 20.0 | ns   |
| Latched Delays:        |                                                       |     |     |     |      |     |      |     |      |     |      |     |      |      |      |      |
| t <sub>SAL</sub>       | Latch setup time                                      | 3.0 |     | 4.0 |      | 4.0 |      | 5.0 |      | 6.0 |      | 7.0 |      | 8.0  |      | ns   |
| t <sub>HAL</sub>       | Latch hold time                                       | 3.0 |     | 3.0 |      | 4.0 |      | 5.0 |      | 6.0 |      | 7.0 |      | 8.0  |      | ns   |
| t <sub>PDLi</sub>      | Transparent latch internal                            |     | 6.0 |     | 7.0  |     | 7.0  |     | 8.0  |     | 9.0  |     | 10.0 |      | 10.0 | ns   |
| t <sub>PDL</sub>       | Propagation delay through transparent latch           |     | 8.0 |     | 9.0  |     | 9.0  |     | 10.0 |     | 11.0 |     | 12.0 |      | 12.0 | ns   |
| t <sub>GOAi</sub>      | Gate to internal output                               |     | 7.0 |     | 8.0  |     | 8.0  |     | 9.0  |     | 10.0 |     | 11.0 |      | 12.0 | ns   |
| t <sub>GOA</sub>       | Gate to output                                        |     | 9.0 |     | 10.0 |     | 10.0 |     | 11.0 |     | 12.0 |     | 13.0 |      | 14.0 | ns   |
| Input Register Delays: |                                                       |     |     |     |      |     |      |     |      |     |      |     |      |      |      |      |
| t <sub>SIRS</sub>      | Input register setup time using a synchronous clock   | 2.0 |     | 2.0 |      | 2.0 |      | 3.0 |      | 3.0 |      | 3.0 |      | 3.0  |      | ns   |
| t <sub>SIRA</sub>      | Input register setup time using an asynchronous clock | 0.0 |     | 0.0 |      | 0.0 |      | 0.0 |      | 0.0 |      | 0.0 |      | 0.0  |      | ns   |
| t <sub>HIRS</sub>      | Input register hold time using a synchronous clock    | 3.0 |     | 3.0 |      | 3.0 |      | 4.0 |      | 4.0 |      | 4.0 |      | 4.0  |      | ns   |
| t <sub>HIRA</sub>      | Input register hold time using an asynchronous clock  | 6.0 |     | 6.0 |      | 6.0 |      | 7.0 |      | 7.0 |      | 7.0 |      | 7.0  |      | ns   |
| Input Latch Delays:    |                                                       |     |     |     |      |     |      |     |      |     |      |     |      |      |      |      |
| t <sub>SIL</sub>       | Input latch setup time                                | 2.0 |     | 2.0 |      | 2.0 |      | 3.0 |      | 3.0 |      | 3.0 |      | 3.0  |      | ns   |
| t <sub>HIL</sub>       | Input latch hold time                                 | 6.0 |     | 6.0 |      | 6.0 |      | 7.0 |      | 7.0 |      | 7.0 |      | 7.0  |      | ns   |
| t <sub>PDILi</sub>     | Transparent input latch                               |     | 5.0 |     | 5.0  |     | 5.5  |     | 6.0  |     | 6.0  |     | 6.0  |      | 6.0  | ns   |
| Output Delays:         |                                                       |     |     |     |      |     |      |     |      |     |      |     |      |      |      |      |
| t <sub>BUF</sub>       | Output buffer delay                                   |     | 2.0 |     | 2.0  |     | 2.0  |     | 2.0  |     | 2.0  |     | 2.0  |      | 2.0  | ns   |
| t <sub>SLW</sub>       | Slow slew rate delay                                  |     | 2.5 |     | 2.5  |     | 2.5  |     | 2.5  |     | 2.5  |     | 2.5  |      | 2.5  | ns   |
| t <sub>EA</sub>        | Output enable time                                    |     | 7.5 |     | 7.5  |     | 9.5  |     | 10.0 |     | 12.0 |     | 15.0 |      | 20.0 | ns   |
| t <sub>ER</sub>        | Output disable time                                   |     | 7.5 |     | 7.5  |     | 9.5  |     | 10.0 |     | 12.0 |     | 15.0 |      | 20.0 | ns   |

Select devices have been discontinued.  
See Ordering Information section for product status.

## M5(LV) TIMING PARAMETERS OVER OPERATING RANGES<sup>1</sup> (CONTINUED)

|                   |                                                                                                                                 | -5  |     | -6  |     | -7   |     | -10  |     | -12  |     | -15  |     | -20  |     | Unit |
|-------------------|---------------------------------------------------------------------------------------------------------------------------------|-----|-----|-----|-----|------|-----|------|-----|------|-----|------|-----|------|-----|------|
|                   |                                                                                                                                 | Min | Max | Min | Max | Min  | Max | Min  | Max | Min  | Max | Min  | Max | Min  | Max |      |
| Frequency:        |                                                                                                                                 |     |     |     |     |      |     |      |     |      |     |      |     |      |     |      |
| f <sub>MAX</sub>  | External feedback, PAL block level. Min of 1/(t <sub>WLS</sub> + t <sub>WHS</sub> ) or 1/(t <sub>SS</sub> + t <sub>COS</sub> )  | 133 |     | 125 |     | 100  |     | 83.3 |     | 71.4 |     | 55.6 |     | 45.5 |     | MHz  |
|                   | Internal feedback, PAL block level. Min of 1/(t <sub>WLS</sub> + t <sub>WHS</sub> ) or 1/(t <sub>SS</sub> + t <sub>COSi</sub> ) | 182 |     | 167 |     | 125  |     | 100  |     | 83.3 |     | 62.5 |     | 50.0 |     | MHz  |
|                   | No feedback PAL block level. Min of 1/(t <sub>WLS</sub> + t <sub>WHS</sub> ) or 1/(t <sub>SS</sub> + t <sub>HS</sub> )          | 200 |     | 167 |     | 167  |     | 125  |     | 100  |     | 83.3 |     | 83.3 |     | MHz  |
| f <sub>MAXA</sub> | External feedback, PAL block level. Min of 1/(t <sub>WLA</sub> + t <sub>WHA</sub> ) or 1/(t <sub>SA</sub> + t <sub>COA</sub> )  | 91  |     | 91  |     | 71.4 |     | 58.8 |     | 47.6 |     | 41.7 |     | 35.7 |     | MHz  |
|                   | Internal feedback, PAL block level. Min of 1/(t <sub>WLA</sub> + t <sub>WHA</sub> ) or 1/(t <sub>SA</sub> + t <sub>COAi</sub> ) | 111 |     | 111 |     | 83.3 |     | 66.7 |     | 52.6 |     | 45.5 |     | 38.5 |     | MHz  |
|                   | No feedback, PAL block level. Min of 1/(t <sub>WLA</sub> + t <sub>WHA</sub> ) or 1/(t <sub>SA</sub> + t <sub>HA</sub> )         | 167 |     | 125 |     | 125  |     | 100  |     | 83.3 |     | 71.4 |     | 62.5 |     | MHz  |
| f <sub>MAXI</sub> | Maximum input register frequency 1/(t <sub>SIRS</sub> +t <sub>HIRS</sub> ) or 1/(2 x t <sub>WICW</sub> )                        | 167 |     | 125 |     | 125  |     | 100  |     | 83.3 |     | 71.4 |     | 62.5 |     | MHz  |

### Notes:

- See "MACH Switching Test Circuits" documentation on the Lattice Data Book CD-ROM or Lattice web site.
- Numbers in parentheses are for M5-128, M5-192, M5-256.
- If a signal is used as both a clock and a logic array input, then the maximum input frequency applies ( $f_{MAX}/2$ ).

Select devices have been discontinued.  
See Ordering Information section for product status.

## CAPACITANCE<sup>1</sup>

| Parameter Symbol | Parameter Description | Test conditions          |                            | Typ | Unit |
|------------------|-----------------------|--------------------------|----------------------------|-----|------|
| $C_{IN}$         | I/CLK pin             | $V_{IN} = 2.0\text{ V}$  | 3.3 V or 5 V, 25° C, 1 MHz | 12  | pF   |
| $C_{I/O}$        | I/O pin               | $V_{OUT} = 2.0\text{ V}$ | 3.3 V or 5 V, 25° C, 1 MHz | 10  | pF   |

1. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where these parameters may be affected.

## $I_{CC}$ vs. FREQUENCY

These curves represent the typical power consumption for a particular device at system frequency. The selected “typical” pattern is a 16-bit up-down counter. This pattern fills the device and exercises every macrocell. Maximum frequency shown uses internal feedback and a D-type register. Power/Speed are optimized to obtain the highest counter frequency and the lowest power. The highest frequency (LSBs) is placed in common PAL blocks, which are set to high power. The lowest frequency signals (MSBs) are placed in a common PAL block and set to lowest power. For a more detailed discussion about MACH 5 power consumption, refer to the application note entitled *MACH 5 Power* in the Application Notes section on the Lattice Data Book CD-ROM or Lattice web site.

## $I_{CC}$ CURVES AT HIGH /LOW POWER MODES





Figure 8.  $I_{CC}$  Curves at High/Low Power Modes

Select devices have been discontinued. See Ordering Information section for product status.

# 100-PIN PQFP CONNECTION DIAGRAM

## Top View

100-Pin PQFP (68 I/O)



\*Package obsolete, contact factory.


20446G-016

Select devices have been discontinued.  
See Ordering Information section for product status.

## Pin Designations

CLK = Clock  
GND = Ground  
I = Input  
I/O = Input/Output  
NC = No Connect


V<sub>CC</sub> = Supply Voltage  
TDI = Test Data In  
TCK = Test Clock  
TMS = Test Mode Select  
TDO = Test Data Out



# 100-PIN TQFP CONNECTION DIAGRAM – 74 I/O

## Top View


100-Pin TQFP (74 I/O)



## 144-PIN PQFP CONNECTION DIAGRAM

## Top View

## 144-Pin PQFP



**Select devices have been discontinued.  
See Ordering Information section for product status.**


\*Package obsolete, contact factory.

20446G-019

## Pin Designations

CLK = Clock  
GND = Ground  
I = Input  
I/O = Input/Output  
NC = No Connect


|                 |   |                  |
|-----------------|---|------------------|
| V <sub>CC</sub> | = | Supply Voltage   |
| TDI             | = | Test Data In     |
| TCK             | = | Test Clock       |
| TMS             | = | Test Mode Select |
| TDO             | = | Test Data Out    |



# 144-PIN TQFP CONNECTION DIAGRAM

## Top View

144-Pin TQFP




Select devices have been discontinued.  
See Ordering Information section for product status.

20446G-020

### Pin Designations

CLK = Clock  
GND = Ground  
I = Input  
I/O = Input/Output  
NC = No Connect

V<sub>CC</sub> = Supply Voltage  
TDI = Test Data In  
TCK = Test Clock  
TMS = Test Mode Select  
TDO = Test Data Out






# 160-PIN PQFP CONNECTION DIAGRAM

## Top View

### 160-Pin PQFP (128, 192, 256 Macrocells)




Select devices have been discontinued.  
See Ordering Information section for product status.

### Pin Designations

CLK = Clock  
GND = Ground  
I = Input  
I/O = Input/Output  
NC = No Connect

V<sub>CC</sub> = Supply Voltage  
TDI = Test Data In  
TCK = Test Clock  
TMS = Test Mode Select  
TDO = Test Data Out




20446G-021

## 208-PIN PQFP CONNECTION DIAGRAM

### Top View

208-Pin PQFP (256 Macrocells)




Select devices have been discontinued.  
See Ordering Information section for product status.

20446G-023

#### Pin Designations

|                    |                                  |
|--------------------|----------------------------------|
| CLK = Clock        | V <sub>CC</sub> = Supply Voltage |
| GND = Ground       | TDI = Test Data In               |
| I = Input          | TCK = Test Clock                 |
| I/O = Input/Output | TMS = Test Mode Select           |
| NC = No Connect    | TDO = Test Data Out              |



### Bottom View (Macrocell Association)

### 352-Ball BGA

7

D


15

</

**Select devices have been discontinued.  
See Ordering Information for product status.**

## 5V M5 ORDERING INFORMATION<sup>1,2</sup>

Lattice standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



### Note:

- See below for valid device/package combinations.
- M5-128/1, M5-192/1 and M5-256/1 recommended for new designs.

| Valid Combinations |                                                                               |                                   |
|--------------------|-------------------------------------------------------------------------------|-----------------------------------|
| M5-128/68          | Commercial:<br>-5, -7, -10, -12, -15<br>Industrial:<br>-7, -10, -12, -15, -20 | YC, VC, YI, VI                    |
| M5-128/104         |                                                                               | YC <sup>1</sup> , YI <sup>1</sup> |
| M5-128/120         |                                                                               | YC, YI                            |
| M5-192/68          |                                                                               | VC, VI                            |
| M5-192/120         |                                                                               | YC, YI                            |
| M5-256/68          |                                                                               | VC, VI                            |
| M5-256/120         |                                                                               | YC, YI                            |
| M5-256/160         |                                                                               | YC, YI                            |

### Device Marking

Actual device marking differs from the ordering part number (OPN). All MACH devices are dual-marked with both Commercial and Industrial grades. The Industrial grade is slower, i.e., M5-512/256-7AC-10AI.

1. M5-128/104-xxYC/1 and M5-128/104-xxYI/1 have been discontinued per PCN #06-07. Contact Rochester Electronics for available inventory.

| Valid Combinations |                                       |          |
|--------------------|---------------------------------------|----------|
| M5-320/160         | Commercial:<br>-6, -7, -10, -12, -15  | YC, YI   |
| M5-320/192         |                                       | SAC, SAI |
| M5-384/160         |                                       | YC, YI   |
| M5-512/160         | Industrial:<br>-7, -10, -12, -15, -20 | YC, YI   |
| M5-512/256         |                                       | SAC, SAI |


### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Lattice sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Select devices have been discontinued.  
See Ordering Information section for product status.

## 3.3V M5LV ORDERING INFORMATION<sup>1</sup>

Lattice standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



### Note:

1. See below for valid device/package combinations.

| Valid Combinations |                                  |        |
|--------------------|----------------------------------|--------|
| M5LV-128/68        | Commercial:<br>-5, -7, -10, -12  | VC, VI |
| M5LV-128/74        |                                  | VC, VI |
| M5LV-128/104       |                                  | VC, VI |
| M5LV-128/120       |                                  | YC, YI |
| M5LV-256/68        | Industrial:<br>-7, -10, -12, -15 | YC, YI |
| M5LV-256/74        |                                  | VC, VI |
| M5LV-256/104       |                                  | VC, VI |
| M5LV-256/120       |                                  | YC, YI |
| M5LV-256/160       |                                  | YC, YI |
| M5LV-256/160       |                                  | YC, YI |

### Device Marking

Actual device marking differs from the ordering part number (OPN). All MACH devices are dual-marked with both Commercial and Industrial grades. The Industrial grade is slower, i.e., M5LV-512/256-7AC-10AI.

| Valid Combinations |                                      |          |
|--------------------|--------------------------------------|----------|
| M5LV-320/120       | Commercial:<br>-6, -7, -10, -12, -15 | YC, YI   |
| M5LV-320/160       |                                      | YC, YI   |
| M5LV-384/120       |                                      | YC, YI   |
| M5LV-384/160       |                                      | YC, YI   |
| M5LV-512/120       | Industrial:<br>-10, -12, -15, -20    | YC, YI   |
| M5LV-512/160       |                                      | YC, YI   |
| M5LV-512/256       |                                      | SAC, SAI |

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Lattice sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Select devices have been discontinued.  
See Ordering Information section for product status.