



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	15 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	256
Number of Gates	-
Number of I/O	120
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/m5lv-256-120-15yi



Table 1. MACH 5 Device Features ¹

Feature	M5-128/1 M5LV-128		M5-192/1	M5-256/1 M5LV-256		M5-320 M5LV-320		M5-384 M5LV-384		M5-512 M5LV-512	
Supply Voltage (V)	5	3.3	5	5	3.3	5	3.3	5	3.3	5	3.3
Macrocells	128	128	192	256	256	320	320	384	384	512	512
Maximum User I/O Pins	120	120	120	160	160	192	160	160	160	256	256
t _{PD} (ns)	5.5	5.5	5.5	5.5	5.5	6.5	6.5	6.5	6.5	6.5	6.5
t _{SS} (ns)	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0
t _{COS} (ns)	4.5	4.5	4.5	4.5	4.5	5.0	5.0	5.0	5.0	5.0	5.0
f _{CNT} (MHz)	182	182	182	182	182	167	167	167	167	167	167
Typical Static Power (mA)	35	35	45	55	55	70	70	75	75	100	100
IEEE 1149.1 Boundary Scan Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PCI-Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes

Note:

1. "M5-xxx" is for 5-V devices. "M5LV-xxx" is for 3.3-V devices.

GENERAL DESCRIPTION

The MACH[®] 5 family consists of a broad range of high-density and high-I/O Complex Programmable Logic Devices (CPLDs). The fifth-generation MACH architecture yields fast speeds at high CPLD densities, low power, and supports additional features such as in-system programmability, Boundary Scan testability, and advanced clocking options (Table 1). The MACH 5 family offers 5-V (M5-xxx) and 3.3-V (M5LV-xxx) operation.

Manufactured in state-of-the-art ISO 9000 qualified fabrication facilities on E²CMOS process technologies, MACH 5 devices are available with pin-to-pin delays as fast as 5.5 ns (Table 2). The 5.5, 6.5, 7.5, 10, and 12-ns devices are compliant with the *PCI Local Bus Specification*.

Select devices have been discontinued.
See Ordering Information section for product status.

Table 2. MACH 5 Speed Grades

Device	Speed Grade ¹						
	-5	-6	-7	-10	-12	-15	-20
M5-128 ²			C	C, I	C, I	C, I	I
M5-128/1	C		C, I	C, I	C, I	C, I	I
M5LV-128	C		C, I	C, I	C, I	I	
M5-192/1	C		C, I	C, I	C, I	C, I	I
M5-256 ²			C	C, I	C, I	C, I	I
M5-256/1	C		C, I	C, I	C, I	C, I	I
M5LV-256	C		C, I	C, I	C, I	I	
M5-320		C	C, I	C, I	C, I	C, I	I
M5LV-320		C	C, I	C, I	C, I	C, I	I
M5-384		C	C, I	C, I	C, I	C, I	I
M5LV-384		C	C, I	C, I	C, I	C, I	I
M5-512		C	C, I	C, I	C, I	C, I	I
M5LV-512		C	C, I	C, I	C, I	C, I	I

Note:

1. C = Commercial grade, I = Industrial grade
2. /1 version recommended for new designs

With Lattice's unique hierarchical architecture, the MACH 5 family provides densities up to 512 macrocells to support full system logic integration. Extensive routing resources ensure pinout retention as well as high utilization. It is ideal for PAL[®] block device integration and a wide range of other applications including high-speed computing, low-power applications, communications, and embedded control. At each macrocell density point, Lattice offers several I/O and package options to meet a wide range of design needs (Table 3).

Table 3. MACH 5 Package and I/O Options ¹

Supply Voltage	M5-128/1 M5LV-128		M5-192/1	M5-256/1 M5LV-256		M5-320 M5LV-320		M5-384 M5LV-384		M5-512 M5LV-512	
	5	3.3		5	3.3	5	3.3	5	3.3	5	3.3
100-pin TQFP	68	68, 74	68	68	68*, 74						
100-pin PQFP	68	68*	68*	68*	68						
144-pin TQFP		104			104						
144-pin PQFP	104	104*	104*	104*	104*						
160-pin PQFP	120	120	120	120	120	120*	120	120*	120	120*	120
208-pin PQFP				160	160	160	160	160	160	160	160
240-pin PQFP						184*	184*	184*	184*	184*	184*
256-ball BGA						192	192*	192*	192*	192*	192*
352-ball BGA										256	256

Note:

1. The I/O options indicated with a "*" are obsolete, please contact factory for more information.

Advanced power management options allow designers to incrementally reduce power while maintaining the level of performance needed for today's complex designs. I/O safety features allow for mixed-voltage design,

Select devices have been discontinued.
See Ordering Information section for product status.



20446G-002

Figure 2. PAL Block Structure

Product-Term Array and Logic Allocator

The product-term array uses the same sum-of-products architecture as PAL devices and consists of 32 inputs (plus their complements) and 64 product terms arranged in 16 **clusters**. A cluster is a sum-of-products function with either 3 or 4 product terms.

Logic allocators assign the clusters to macrocells. Each macrocell can accept up to eight clusters of three or four product terms, but a given cluster can only be steered to one macrocell (Table 4). If only three product terms in a cluster are steered, the fourth can be used as an input to an XOR gate for separate logic generation and/or polarity control.

The **wide logic allocator** is comprised of all 16 of the individual logic allocators and acts as an output switch matrix by reassigning logic to macrocells to retain pinout as designs change. The logic allocation scheme in the MACH 5 device allows for the implementation of large equations (up to 32 product terms) with only one pass through the logic array.


Table 4. Product Term Steering Options for PT Clusters and Macrocells

Macrocell	Available Clusters	Macrocell	Available Clusters
M ₀	C ₀ , C ₁ , C ₂ , C ₃ , C ₄	M ₈	C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂
M ₁	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅	M ₉	C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃
M ₂	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆	M ₁₀	C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄
M ₃	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇	M ₁₁	C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₄	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇	M ₁₂	C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₅	C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈	M ₁₃	C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₆	C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ , C ₉	M ₁₄	C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₇	C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀	M ₁₅	C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅


Select devices have been discontinued.
See Ordering Information section for product status.

BLOCK DIAGRAM — M5(LV)-128/XXX

SEGMENT 0




SEGMENT 1



Select devices have been discontinued.
See Ordering Information section for product status.

20446G-007

BLOCK DIAGRAM — M5(LV)-320/XXX



Select devices have been discontinued.
See Ordering Information section for product status.

20446G-010

114



20446G-013

ABSOLUTE MAXIMUM RATINGS

M5LV

Storage Temperature. -65°C to +150°C
 Device Junction Temperature. +130°C
 Supply Voltage
 with Respect to Ground. -0.5 V to +4.5 V
 DC Input Voltage. -0.5 V to 5.5 V
 Static Discharge Voltage. 2000 V
 Latchup Current (-40°C to +85°C). 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)
 Operating in Free Air. 0°C to +70°C
 Supply Voltage (V_{CC})
 with Respect to Ground. +3.0 V to +3.6 V

Industrial (I) Devices

Ambient Temperature (T_A)
 Operating in Free Air. -40°C to +85°C
 Supply Voltage (V_{CC})
 with Respect to Ground. +3.0 V to +3.6 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

Select devices have been discontinued.
See Ordering Information section for product status.

3.3-V DC CHARACTERISTICS OVER OPERATING RANGES

Parameter Symbol	Parameter Description	Test Description		Min	Max	Unit
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -100 \mu A$	$V_{CC} - 0.2$		V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = 3.2 \text{ mA}$	2.4		V
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 100 \mu A$		0.2	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 16 \text{ mA (Note 1)}$		0.5	V
V_{IH}	Input HIGH Voltage	$V_{OUT} \geq V_{OH} \text{ Min or } V_{OUT} \leq V_{OL} \text{ Max (Note 2)}$		2.0	5.5	V
V_{IL}	Input LOW Voltage	$V_{OUT} \geq V_{OH} \text{ Min or } V_{OUT} \leq V_{OL} \text{ Max (Note 2)}$		-0.3	0.8	V
I_{IH}	Input HIGH Leakage Current	$V_{IN} = 3.6, V_{CC} = \text{Max (Note 3)}$			10	μA
I_{IL}	Input LOW Leakage Current	$V_{IN} = 0, V_{CC} = \text{Max (Note 3)}$			-10	μA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 3.6, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			10	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			-10	μA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5 V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 4)}$		-15	-160	mA

Notes:

1. Total I_{OL} between ground pins should not exceed 64 mA.
2. These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
3. I/O pin leakage is the worst case of I_{IL} and I_{OZL} or I_{IH} and I_{OZH} .
4. Not more than one output should be shorted at one time. Duration of the short-circuit should not exceed one second.

M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹

		-5		-6		-7		-10		-12		-15		-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Combinatorial Delay:																
t _{PDi}	Internal combinatorial propagation delay		3.5		4.5		5.5		8.0		10.0		13.0		18.0	ns
t _{PD}	Combinatorial propagation delay		5.5		6.5		7.5		10.0		12.0		15.0		20.0	ns
Registered Delays:																
t _{SS}	Synchronous clock setup time	3.0		3.0		4.0		5.0		6.0		8.0		10.0		ns
t _{SA}	Asynchronous clock setup time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t _{HS}	Synchronous clock hold time	0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
t _{HA}	Asynchronous clock hold time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t _{COSi}	Synchronous clock to internal output		2.5		3.0		4.0		5.0		6.0		8.0		10.0	ns
t _{COS}	Synchronous clock to output		4.5		5.0		6.0		7.0		8.0		10.0		12.0	ns
t _{COAi}	Asynchronous clock to internal output		6.0		6.0		8.0		10.0		13.0		15.0		18.0	ns
t _{COA}	Asynchronous clock to output		8.0		8.0		10.0		12.0		15.0		17.0		20.0	ns
Latched Delays:																
t _{SAL}	Latch setup time	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{HAL}	Latch hold time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t _{PDLi}	Transparent latch internal		6.0		7.0		7.0		8.0		9.0		10.0		10.0	ns
t _{PDL}	Propagation delay through transparent latch		8.0		9.0		9.0		10.0		11.0		12.0		12.0	ns
t _{GOAi}	Gate to internal output		7.0		8.0		8.0		9.0		10.0		11.0		12.0	ns
t _{GOA}	Gate to output		9.0		10.0		10.0		11.0		12.0		13.0		14.0	ns
Input Register Delays:																
t _{SIRS}	Input register setup time using a synchronous clock	2.0		2.0		2.0		3.0		3.0		3.0		3.0		ns
t _{SIRA}	Input register setup time using an asynchronous clock	0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
t _{HIRS}	Input register hold time using a synchronous clock	3.0		3.0		3.0		4.0		4.0		4.0		4.0		ns
t _{HIRA}	Input register hold time using an asynchronous clock	6.0		6.0		6.0		7.0		7.0		7.0		7.0		ns
Input Latch Delays:																
t _{SIL}	Input latch setup time	2.0		2.0		2.0		3.0		3.0		3.0		3.0		ns
t _{HIL}	Input latch hold time	6.0		6.0		6.0		7.0		7.0		7.0		7.0		ns
t _{PDILi}	Transparent input latch		5.0		5.0		5.5		6.0		6.0		6.0		6.0	ns
Output Delays:																
t _{BUF}	Output buffer delay		2.0		2.0		2.0		2.0		2.0		2.0		2.0	ns
t _{SLW}	Slow slew rate delay		2.5		2.5		2.5		2.5		2.5		2.5		2.5	ns
t _{EA}	Output enable time		7.5		7.5		9.5		10.0		12.0		15.0		20.0	ns
t _{ER}	Output disable time		7.5		7.5		9.5		10.0		12.0		15.0		20.0	ns

Select devices have been discontinued.
See Ordering Information section for product status.

M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹ (CONTINUED)

		-5		-6		-7		-10		-12		-15		-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Frequency:																
f _{MAX}	External feedback, PAL block level. Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SS} + t _{COS})	133		125		100		83.3		71.4		55.6		45.5		MHz
	Internal feedback, PAL block level. Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SS} + t _{COSi})	182		167		125		100		83.3		62.5		50.0		MHz
	No feedback PAL block level. Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SS} + t _{HS})	200		167		167		125		100		83.3		83.3		MHz
f _{MAXA}	External feedback, PAL block level. Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SA} + t _{COA})	91		91		71.4		58.8		47.6		41.7		35.7		MHz
	Internal feedback, PAL block level. Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SA} + t _{COAi})	111		111		83.3		66.7		52.6		45.5		38.5		MHz
	No feedback, PAL block level. Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SA} + t _{HA})	167		125		125		100		83.3		71.4		62.5		MHz
f _{MAXI}	Maximum input register frequency 1/(t _{SIRS} + t _{HIRS}) or 1/(2 x t _{WICW})	167		125		125		100		83.3		71.4		62.5		MHz

Notes:

- See "MACH Switching Test Circuits" documentation on the Lattice Data Book CD-ROM or Lattice web site.
- Numbers in parentheses are for M5-128, M5-192, M5-256.
- If a signal is used as both a clock and a logic array input, then the maximum input frequency applies ($f_{MAX}/2$).

Select devices have been discontinued.
See Ordering Information section for product status.

CAPACITANCE¹

Parameter Symbol	Parameter Description	Test conditions		Typ	Unit
C_{IN}	I/CLK pin	$V_{IN} = 2.0 \text{ V}$	3.3 V or 5 V, 25° C, 1 MHz	12	pF
$C_{I/O}$	I/O pin	$V_{OUT} = 2.0 \text{ V}$	3.3 V or 5 V, 25° C, 1 MHz	10	pF

1. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where these parameters may be affected.

I_{CC} vs. FREQUENCY

These curves represent the typical power consumption for a particular device at system frequency. The selected “typical” pattern is a 16-bit up-down counter. This pattern fills the device and exercises every macrocell. Maximum frequency shown uses internal feedback and a D-type register. Power/Speed are optimized to obtain the highest counter frequency and the lowest power. The highest frequency (LSBs) is placed in common PAL blocks, which are set to high power. The lowest frequency signals (MSBs) are placed in a common PAL block and set to lowest power. For a more detailed discussion about MACH 5 power consumption, refer to the application note entitled *MACH 5 Power* in the Application Notes section on the Lattice Data Book CD-ROM or Lattice web site.

I_{CC} CURVES AT HIGH /LOW POWER MODES




Figure 8. I_{CC} Curves at High/Low Power Modes

Select devices have been discontinued. See Ordering Information section for product status.





Figure 9. I_{CC} Curves at High/Low Power Modes

Select devices have been discontinued.
See Ordering Information section for product status.

144-PIN PQFP CONNECTION DIAGRAM

Top View

144-Pin PQFP



**Select devices have been discontinued.
See Ordering Information section for product status.**


*Package obsolete, contact factory.

20446G-019

Pin Designations

CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect


V _{CC}	=	Supply Voltage
TDI	=	Test Data In
TCK	=	Test Clock
TMS	=	Test Mode Select
TDO	=	Test Data Out



144-PIN TQFP CONNECTION DIAGRAM

Top View

144-Pin TQFP




Select devices have been discontinued.
See Ordering Information section for product status.

20446G-020

Pin Designations


CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect

V_{CC} = Supply Voltage
TDI = Test Data In
TCK = Test Clock
TMS = Test Mode Select
TDO = Test Data Out



208-PIN PQFP (WITH INTERNAL HEAT SPREADER) CONNECTION DIAGRAM Top View

208-Pin PQFP (320, 384, 512 Macrocells)




Select devices have been discontinued.
See Ordering Information section for product status.

20446G-024

Pin Designations

CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect

V_{CC} = Supply Voltage
TDI = Test Data In
TCK = Test Clock
TMS = Test Mode Select
TDO = Test Data Out



256-BALL BGA CONNECTION DIAGRAM — M5-320

Bottom View (I/O Pin-outs)

256-Ball BGA

	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
A	GND	I/O11	GND	I/O44	I/O58	GND	I/O70	I/O76	GND	GND	GND	GND	I/O108	I/O116	GND	I/O128	I/O134	GND	GND	GND	A
B	GND	I/O12	I/O28	I/O45	I/O59	I/O64	I/O71	I/O77	I/O84	I/O90	I/O96	I/O102	I/O109	I/O117	I/O122	I/O129	I/O135	I/O148	I/O164	GND	B
C	I/O0	I/O13	V _{CC}	I/O46	I/O60	I/O65	I/O72	I/O78	I/O85	I/O91	I/O97	I/O103	I/O110	I/O118	I/O123	I/O130	I/O136	V _{CC}	I/O165	I/O181	C
D	I/O1	I/O14	I/O29	V _{CC}	V _{CC}	I/O66	V _{CC}	I/O79	I/O86	I/O92	I/O98	I/O104	I/O111	V _{CC}	I/O124	V _{CC}	V _{CC}	I/O149	I/O166	I/O182	D
E	I/O2	I/O15	I/O30	TDI													TDO	I/O150	I/O167	I/O183	E
F	GND	I/O16	I/O31	I/O47													I/O137	I/O151	I/O168	GND	F
G	I/O3	I/O17	I/O32	V _{CC}													V _{CC}	I/O152	I/O169	I/O184	G
H	GND	I/O18	I/O33	I/O48													I/O138	I/O153	I/O170	GND	H
J	I/O4	I/O19	I/O34	I/O49													I/O139	I/O154	I/O171	I/O185	J
K	GND	I/O20	I/O35	I/O50													I/O140	I/O155	I/O172	I/O186	K
L	I/O5	I/O21	I/O36	I/O51													I/O141	I/O156	I/O173	GND	L
M	I/O6	I/O22	I/O37	I/O52													I/O142	I/O157	I/O174	I/O187	M
N	GND	I/O23	I/O38	I/O53													I/O143	I/O158	I/O175	GND	N
P	I/O7	I/O24	I/O39	V _{CC}													V _{CC}	I/O159	I/O176	I/O188	P
R	GND	I/O25	I/O40	I/O54													I/O144	I/O160	I/O177	GND	R
T	I/O8	I/O26	I/O41	TCK													TMS	I/O161	I/O178	I/O189	T
U	I/O9	I/O27	I/O42	V _{CC}													V _{CC}	I/O162	I/O179	I/O190	U
V	I/O10	I/O28	V _{CC}	I/O55													I/O145	V _{CC}	I/O180	I/O191	V
W	GND	I/O29	I/O43	I/O56													I/O146	I/O163	I/O181	GND	W
Y	GND	I/O30	GND	I/O57													I/O147	GND	I/O182	I/O192	Y

Pin Designations

CLK	=	Clock
GND	=	Ground
I	=	Input
I/O	=	Input/Output
NC	=	No Connect
V _{CC}	=	Supply Voltage
TDI	=	Test Data In
TCK	=	Test Clock
TMS	=	Test Mode Select
TDO	=	Test Data Out

Select devices have been discontinued.
See Ordering Information section for product status.

20446G-026

256-BALL BGA CONNECTION DIAGRAM — M5-320

Bottom View (Macrocell Association)

256-Ball BGA

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y													
	GND	GND	GND	3B13	4B14	GND	4B8	4B4	GND	GND	GND	GND	4A4	4A8	GND	4A14	0B13	GND	0B2	GND	A	GND	3B1	3A11	3D15	3D12	GND	3D7	GND	3D3	3D2	GND	2D2	GND	2D7	GND	2A10	2D13	2D15	GND	GND												
																					B	3B2	3A3	3A2	3A4	3A13	3D14	3D8	3D4	3D0	2D0	2D5	2D3	2D4	2D8	2D12	2A15	2A13	2A12	2D15	GND	GND											
																					C	3B3	V _{CC}	V _{CC}	TDO	3A7	V _{CC}	3D11	3D6	3D1	2D1	2D6	2D11	V _{CC}	2A11	TMS	V _{CC}	2A6	2A2	2A3	2A9	GND	GND										
																					D	4B11	4B12	4B13	4B10	4B9	4B12	4B7	4B5	4B1	4A2	4A7	4A5	4A1	4A3	4A0	4B3	4B6	4B10	4B11	4B15	GND	GND										
																					E	4B12	4B7	4A2	4A7	4A12	4A8	4A4	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND						
																					F	4B13	4B12	V _{CC}	4B10	4B9	4B13	4B7	4B5	4B1	4A2	4A7	4A5	4A1	4A3	4A0	4B3	4B6	4B10	4B11	4B15	GND	GND										
																					G	4B13	4B7	4A2	4A7	4A12	4A8	4A4	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND					
																					H	4B13	4B7	4A2	4A7	4A12	4A8	4A4	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND				
																					J	4B13	4B7	4A2	4A7	4A12	4A8	4A4	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND				
																					K	4B13	4B7	4A2	4A7	4A12	4A8	4A4	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND			
																					L	4B13	4B7	4A2	4A7	4A12	4A8	4A4	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND			
																					M	4B13	4B7	4A2	4A7	4A12	4A8	4A4	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND		
																					N	4B13	4B7	4A2	4A7	4A12	4A8	4A4	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND		
																					P	4B13	4B7	4A2	4A7	4A12	4A8	4A4	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND		
																					R	4B13	4B7	4A2	4A7	4A12	4A8	4A4	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	
																					T	4B13	4B7	4A2	4A7	4A12	4A8	4A4	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	
																					U	4B13	4B7	4A2	4A7	4A12	4A8	4A4	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	
																					V	4B13	4B7	4A2	4A7	4A12	4A8	4A4	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	
																					W	4B13	4B7	4A2	4A7	4A12	4A8	4A4	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND
																					Y	4B13	4B7	4A2	4A7	4A12	4A8	4A4	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND

Pin Designations

CLK = Clock

GND = Ground

I = Input

I/O = Input/Output

NC = No Connect

V_{CC} = Supply Voltage

TDI = Test Data In

TCK = Test Clock

TMS = Test Mode Select

TDO = Test Data Out

4

D

15


Macrocell (0-15)

PAL Block (A-D)

Segment (0-4)

Pin Designations

CLK = Clock
 GND = Ground
 I = Input
 I/O = Input/Output
 NC = No Connect
 V_{CC} = Supply Voltage
 TDI = Test Data In
 TCK = Test Clock
 TMS = Test Mode Select
 TDO = Test Data Out



Select devices have been discontinued.
See Ordering Information section for product status.

352-BALL BGA CONNECTION DIAGRAM — M5-512, M5LV-512


Bottom View (Macrocell Association)

352-Ball BGA

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y	AA	AB	AC	AD	AE	AF																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					
1	NC	NC	NC	GND	NC	5A12	GND	5D15	5D11	GND	5D6	5D3	13/CLK3	GND	4D1	4D5	4D9	GND	4D15	4A13	GND	NC	4A6	GND	NC	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					
2	NC	NC	NC	5A2	5A5	5A9	5A14	5A15	5D13	5D10	5D8	5D4	5D0	4D0	4D2	4D6	4D10	4D13	4A15	4A12	4A9	4A8	4A3	4A1	GND	NC	2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
3	GND	GND	NC	5A1	5A4	5A7	5A8	5A10	5A13	5D14	5D9	5D5	5D1	12/CLK2	4D4	4D7	4D11	4D14	4A14	4A10	4A7	4A5	4A2	TMS	NC	NC	3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
4	NC	6A14	NC	TDO	5A0	5A3	5A6	V _{CC}	5A11	V _{CC}	5D12	5D7	5D2	V _{CC}	4D3	4D8	4D12	V _{CC}	4A11	V _{CC}	4A4	4A0	V _{CC}	3A15	3A13	3A12	4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
5	GND	6A12	6A13	V _{CC}	Pin Designations CLK = Clock GND = Ground I = Input I/O = Input/Output NC = No Connect V_{CC} = Supply Voltage TDI = Test Data In TCK = Test Clock TMS = Test Mode Select TDO = Test Data Out 7 D 15 Segment (0-7) Macrocell (0-15) PAL Block (A-D)	6A15	6A11	6A7	6A3	V _{CC}	6B3	6B6	6B10	6B14	7B14	7B10	7B6	7B1	7A0	7A5	GND	7A10	NC	0A8	0A5	0A0	0A4	V _{CC}	0A11	V _{CC}	0D12	0D8	0D3	V _{CC}	1D2	1D7	1D12	V _{CC}	1A11	V _{CC}	1A6	1A3	1A0	1A1	NC	NC	2A14	NC	GND	NC	NC	NC	2A1	2B1	2B10	2B6	2B0	2B4	2B8	2B12	2B15	V _{CC}	3B11	3B7	3B3	V _{CC}	3A2	3A6	3A10	3A14	3A15	3A9	3A7	3A5	GND	3A12	3A0	3A3	3B0	3B2	3B5	3B6	GND	3A5	3A8	3A11	3A13	3A14	3A16	3A17	3A18	3A19	3A20	3A21	3A22	3A23	3A24	3A25	3A26	3A27	3A28	3A29	3A30	3A31	3A32	3A33	3A34	3A35	3A36	3A37	3A38	3A39	3A40	3A41	3A42	3A43	3A44	3A45	3A46	3A47	3A48	3A49	3A50	3A51	3A52	3A53	3A54	3A55	3A56	3A57	3A58	3A59	3A60	3A61	3A62	3A63	3A64	3A65	3A66	3A67	3A68	3A69	3A70	3A71	3A72	3A73	3A74	3A75	3A76	3A77	3A78	3A79	3A80	3A81	3A82	3A83	3A84	3A85	3A86	3A87	3A88	3A89	3A90	3A91	3A92	3A93	3A94	3A95	3A96	3A97	3A98	3A99	3A100	3A101	3A102	3A103	3A104	3A105	3A106	3A107	3A108	3A109	3A110	3A111	3A112	3A113	3A114	3A115	3A116	3A117	3A118	3A119	3A120	3A121	3A122	3A123	3A124	3A125	3A126	3A127	3A128	3A129	3A130	3A131	3A132	3A133	3A134	3A135	3A136	3A137	3A138	3A139	3A140	3A141	3A142	3A143	3A144	3A145	3A146	3A147	3A148	3A149	3A150	3A151	3A152	3A153	3A154	3A155	3A156	3A157	3A158	3A159	3A160	3A161	3A162	3A163	3A164	3A165	3A166	3A167	3A168	3A169	3A170	3A171	3A172	3A173	3A174	3A175	3A176	3A177	3A178	3A179	3A180	3A181	3A182	3A183	3A184	3A185	3A186	3A187	3A188	3A189	3A190	3A191	3A192	3A193	3A194	3A195	3A196	3A197	3A198	3A199	3A200	3A201	3A202	3A203	3A204	3A205	3A206	3A207	3A208	3A209	3A210	3A211	3A212	3A213	3A214	3A215	3A216	3A217	3A218	3A219	3A220	3A221	3A222	3A223	3A224	3A225	3A226	3A227	3A228	3A229	3A230	3A231	3A232	3A233	3A234	3A235	3A236	3A237	3A238	3A239	3A240	3A241	3A242	3A243	3A244	3A245	3A246	3A247	3A248	3A249	3A250	3A251	3A252	3A253	3A254	3A255	3A256	3A257	3A258	3A259	3A260	3A261	3A262	3A263	3A264	3A265	3A266	3A267	3A268	3A269	3A270	3A271	3A272	3A273	3A274	3A275	3A276	3A277	3A278	3A279	3A280	3A281	3A282	3A283	3A284	3A285	3A286	3A287	3A288	3A289	3A290	3A291	3A292	3A293	3A294	3A295	3A296	3A297	3A298	3A299	3A300	3A301	3A302	3A303	3A304	3A305	3A306	3A307	3A308	3A309	3A310	3A311	3A312	3A313	3A314	3A315	3A316	3A317	3A318	3A319	3A320	3A321	3A322	3A323	3A324	3A325	3A326	3A327	3A328	3A329	3A330	3A331	3A332	3A333	3A334	3A335	3A336	3A337	3A338	3A339	3A340	3A341	3A342	3A343	3A344	3A345	3A346	3A347	3A348	3A349	3A350	3A351	3A352	3A353	3A354	3A355	3A356	3A357	3A358	3A359	3A360	3A361	3A362	3A363	3A364	3A365	3A366	3A367	3A368	3A369	3A370	3A371	3A372	3A373	3A374	3A375	3A376	3A377	3A378	3A379	3A380	3A381	3A382	3A383	3A384	3A385	3A386	3A387	3A388	3A389	3A390	3A391	3A392	3A393	3A394	3A395	3A396	3A397	3A398	3A399	3A400	3A401	3A402	3A403	3A404	3A405	3A406	3A407	3A408	3A409	3A410	3A411	3A412	3A413	3A414	3A415	3A416	3A417	3A418	3A419	3A420	3A421	3A422	3A423	3A424	3A425	3A426	3A427	3A428	3A429	3A430	3A431	3A432	3A433	3A434	3A435	3A436	3A437	3A438	3A439	3A440	3A441	3A442	3A443	3A444	3A445	3A446	3A447	3A448	3A449	3A450	3A451	3A452	3A453	3A454	3A455	3A456	3A457	3A458	3A459	3A460	3A461	3A462	3A463	3A464	3A465	3A466	3A467	3A468	3A469	3A470	3A471	3A472	3A473	3A474	3A475	3A476	3A477	3A478	3A479	3A480	3A481	3A482	3A483	3A484	3A485	3A486	3A487	3A488	3A489	3A490	3A491	3A492	3A493	3A494	3A495	3A496	3A497	3A498	3A499	3A500	3A501	3A502	3A503	3A504	3A505	3A506	3A507	3A508	3A509	3A510	3A511	3A512	3A513	3A514	3A515	3A516	3A517	3A518	3A519	3A520	3A521	3A522	3A523	3A524	3A525	3A526	3A527	3A528	3A529	3A530	3A531	3A532	3A533	3A534	3A535	3A536	3A537	3A538	3A539	3A540	3A541	3A542	3A543	3A544	3A545	3A546	3A547	3A548	3A549	3A550	3A551	3A552	3A553	3A554	3A555	3A556	3A557	3A558	3A559	3A560	3A561	3A562	3A563	3A564	3A565	3A566	3A567	3A568	3A569	3A570	3A571	3A572	3A573	3A574	3A575	3A576	3A577	3A578	3A579	3A580	3A581	3A582	3A583	3A584	3A585	3A586	3A587	3A588	3A589	3A590	3A591	3A592	3A593	3A594	3A595	3A596	3A597	3A598	3A599	3A600	3A601	3A602	3A603	3A604	3A605	3A606	3A607	3A608	3A609	3A610	3A611	3A612	3A613	3A614	3A615	3A616	3A617	3A618	3A619	3A620	3A621	3A622	3A623	3A624	3A625	3A626	3A627	3A628	3A629	3A630	3A631	3A632	3A633	3A634	3A635	3A636	3A637	3A638	3A639	3A640	3A641	3A642	3A643	3A644	3A645	3A646	3A647	3A648	3A649	3A650	3A651	3A652	3A653	3A654	3A655	3A656	3A657	3A658	3A659	3A660	3A661	3A662	3A663	3A664	3A665	3A666	3A667	3A668	3A669	3A670	3A671	3A672	3A673	3A674	3A675	3A676	3A677	3A678	3A679	3A680	3A681	3A682	3A683	3A684	3A685	3A686	3A687	3A688	3A689	3A690	3A691	3A692	3A693	3A694	3A695	3A696	3A697	3A698	3A699	3A700	3A701	3A702	3A703	3A704	3A705	3A706	3A707	3A708	3A709	3A710	3A711	3A712	3A713	3A714	3A715	3A716	3A717	3A718	3A719	3A720	3A721	3A722	3A723	3A724	3A725	3A726	3A727	3A728	3A729	3A730	3A731	3A732	3A733	3A734	3A735	3A736	3A737	3A738	3A739	3A740	3A741	3A742	3A743	3A744	3A745	3A746	3A747	3A748	3A749	3A750	3A751	3A752	3A753	3A754	3A755	3A756	3A757	3A758	3A759	3A760	3A761	3A762	3A763	3A764	3A765	3A766	3A767	3A768	3A769	3A770	3A771	3A772	3A773	3A774	3A775	3A776	3A777	3A778	3A779	3A780	3A781	3A782	3A783	3A784	3A785	3A786	3A787	3A788	3A789	3A790	3A791	3A792	3A793	3A794	3A795	3A796	3A797	3A798	3A799	3A800	3A801	3A802	3A803	3A804	3A805	3A806	3A807	3A808	3A809	3A810	3A811	3A812	3A813	3A814	3A815	3A816	3A817	3A818	3A819	3A820	3A821	3A822	3A823	3A824	3A825	3A826	3A827	3A828	3A829	3A830	3A831	3A832	3A833	3A834	3A835	3A836	3A837	3A838	3A839	3A840	3A841	3A842	3A843	3A844	3A845	3A846	3A847	3A848	3A849	3A850	3A851	3A852	3A853	3A854	3A855	3A856	3A857	3A858	3A859	3A860	3A861	3A862	3A863	3A864	3A865	3A866	3A867	3A868	3A869	3A870	3A871	3A872	3A873	3A874	3A875	3A876	3A877	3A878	3A879	3A880	3A881	3A882	3A883	3A884	3A885	3A886	3A887	3A888	3A889	3A890	3A891	3A892	3A893	3A894	3A895	3A896	3A897	3A898	3A899	3A900	3A901	3A902	3A903	3A904	3A905	3A906	3A907	3A908	3A909	3A910	3A911	3A912	3A913	3A914	3A915	3A916	3A917	3A918	3A919	3A920	3A921	3A922	3A923	3A924	3A925	3A926	3A927	3A928	3A929	3A930	3A931	3A932	3A933	3A934	3A935	3A936	3A937	3A938	3A939	3A940	3A941	3A942	3A943	3A944	3A945	3A946	3A947	3A948	3A949	3A950	3A951	3A952	3A953	3A954	3A955	3A956	3A957	3A958	3A959	3A960	3A961	3A962	3A963	3A964	3A965	3A966	3A967	3A968	3A969	3A970	3A971	3A972	3A973	3A974	3A975	3A976	3A977	3A978	3A979	3A980	3A981	3A982	3A983	3A984	3A985	3A986	3A987	3A988	3A989	3A990	3A991	3A992	3A993	3A994	3A995	3A996	3A997	3A998	3A999	3A1000	3A1001	3A1002	3A1003	3A1004	3A1005	3A1006	3A1007	3A1008	3A1009	3A1010	3A1011	3A1012	3A1013	3A1014	3A1015	3A1016	3A1017	3A1018	3A1019	3A1020	3A1021	3A1022	3A1023	3A1024	3A1025	3A1026	3A1027	3A1028	3A1029	3A1030	3A1031	3A1032	3A1033	3A1034	3A1035	3A1036	3A1037	3A1038	3A1039	3A1040	3A1041	3A1042	3A1043	3A1044	3A1045	3A1046	3A1047	3A1048	3A1049	3A1050	3A1051	3A1052	3A1053	3A1054	3A1055	3A1056	3A1057	3A1058	3A1059	3A1060	3A1061	3A106

Pin Designations

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- V_{CC} = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out




20446G-031

Select devices have been discontinued.
See Ordering Information section for product status.

3.3V M5LV ORDERING INFORMATION¹

Lattice standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Note:

1. See below for valid device/package combinations.

Valid Combinations		
M5LV-128/68	Commercial: -5, -7, -10, -12	VC, VI
M5LV-128/74		VC, VI
M5LV-128/104		VC, VI
M5LV-128/120		YC, YI
M5LV-256/68	Industrial: -7, -10, -12, -15	YC, YI
M5LV-256/74		VC, VI
M5LV-256/104		VC, VI
M5LV-256/120		YC, YI
M5LV-256/160		YC, YI

Device Marking

Actual device marking differs from the ordering part number (OPN). All MACH devices are dual-marked with both Commercial and Industrial grades. The Industrial grade is slower, i.e., M5LV-512/256-7AC-10AI.

Valid Combinations		
M5LV-320/120	Commercial: -6, -7, -10, -12, -15	YC, YI
M5LV-320/160		YC, YI
M5LV-384/120		YC, YI
M5LV-384/160		YC, YI
M5LV-512/120	Industrial: -10, -12, -15, -20	YC, YI
M5LV-512/160		YC, YI
M5LV-512/256		SAC, SAI

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Lattice sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Select devices have been discontinued.
See Ordering Information section for product status.