




Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	256
Number of Gates	-
Number of I/O	160
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/m5lv-256-160-7yc



Table 1. MACH 5 Device Features ¹

Feature	M5-128/1 M5LV-128		M5-192/1	M5-256/1 M5LV-256		M5-320 M5LV-320		M5-384 M5LV-384		M5-512 M5LV-512	
Supply Voltage (V)	5	3.3	5	5	3.3	5	3.3	5	3.3	5	3.3
Macrocells	128	128	192	256	256	320	320	384	384	512	512
Maximum User I/O Pins	120	120	120	160	160	192	160	160	160	256	256
t _{PD} (ns)	5.5	5.5	5.5	5.5	5.5	6.5	6.5	6.5	6.5	6.5	6.5
t _{SS} (ns)	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0
t _{COS} (ns)	4.5	4.5	4.5	4.5	4.5	5.0	5.0	5.0	5.0	5.0	5.0
f _{CNT} (MHz)	182	182	182	182	182	167	167	167	167	167	167
Typical Static Power (mA)	35	35	45	55	55	70	70	75	75	100	100
IEEE 1149.1 Boundary Scan Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PCI-Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes

Note:

1. "M5-xxx" is for 5-V devices. "M5LV-xxx" is for 3.3-V devices.

GENERAL DESCRIPTION

The MACH[®] 5 family consists of a broad range of high-density and high-I/O Complex Programmable Logic Devices (CPLDs). The fifth-generation MACH architecture yields fast speeds at high CPLD densities, low power, and supports additional features such as in-system programmability, Boundary Scan testability, and advanced clocking options (Table 1). The MACH 5 family offers 5-V (M5-xxx) and 3.3-V (M5LV-xxx) operation.

Manufactured in state-of-the-art ISO 9000 qualified fabrication facilities on E²CMOS process technologies, MACH 5 devices are available with pin-to-pin delays as fast as 5.5 ns (Table 2). The 5.5, 6.5, 7.5, 10, and 12-ns devices are compliant with the *PCI Local Bus Specification*.

Select devices have been discontinued.
See Ordering Information section for product status.

and both the 3.3-V and the 5-V device versions are in-system programmable through an IEEE 1149.1 Test Access Port (TAP) interface.

FUNCTIONAL DESCRIPTION

The MACH 5 architecture consists of PAL blocks connected by two levels of interconnect. The **block interconnect** provides routing among 4 PAL blocks. This grouping of PAL blocks joined by the block interconnect is called a **segment**. The second level of interconnect, the **segment interconnect**, ties all of the segments together. The only logic difference between any two MACH 5 devices is the number of segments. Therefore, once a designer is familiar with one device, consistent performance can be expected across the entire family. All devices have four clock pins available which can also be used as logic inputs.



Figure 1. MACH 5 Block Diagram

20446G-001

The MACH 5 PAL blocks consist of the elements listed below (Figure 2). While each PAL block resembles an independent PAL device, it has superior control and logic generation capabilities.

- ◆ I/O cells
- ◆ Product-term array and Logic Allocator
- ◆ Macrocells
- ◆ Register control generator
- ◆ Output enable generator

I/O Cells

The I/Os associated with each PAL block have a path directly back to that PAL block called **local feedback**. If the I/O is used in another PAL block, the **interconnect feeder** assigns a **block interconnect** line to that signal. The interconnect feeder acts as an input switch matrix. The block and segment interconnects provide connections between any two signals in a device. The **block feeder** assigns block interconnect lines and local feedback lines to the PAL block inputs.

Select devices have been discontinued.
See Ordering Information section for product status.



20446G-002

Figure 2. PAL Block Structure

Product-Term Array and Logic Allocator

The product-term array uses the same sum-of-products architecture as PAL devices and consists of 32 inputs (plus their complements) and 64 product terms arranged in 16 **clusters**. A cluster is a sum-of-products function with either 3 or 4 product terms.

Logic allocators assign the clusters to macrocells. Each macrocell can accept up to eight clusters of three or four product terms, but a given cluster can only be steered to one macrocell (Table 4). If only three product terms in a cluster are steered, the fourth can be used as an input to an XOR gate for separate logic generation and/or polarity control.

The **wide logic allocator** is comprised of all 16 of the individual logic allocators and acts as an output switch matrix by reassigning logic to macrocells to retain pinout as designs change. The logic allocation scheme in the MACH 5 device allows for the implementation of large equations (up to 32 product terms) with only one pass through the logic array.

Table 4. Product Term Steering Options for PT Clusters and Macrocells

Macrocell	Available Clusters	Macrocell	Available Clusters
M ₀	C ₀ , C ₁ , C ₂ , C ₃ , C ₄	M ₈	C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂
M ₁	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅	M ₉	C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃
M ₂	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆	M ₁₀	C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄
M ₃	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇	M ₁₁	C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₄	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇	M ₁₂	C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₅	C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈	M ₁₃	C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₆	C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ , C ₉	M ₁₄	C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₇	C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀	M ₁₅	C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅

Select devices have been discontinued.
See Ordering Information section for product status.

OE Generator

There is one output enable (OE) generator per PAL block that generates two product-term driven output enables. Each I/O cell is simply an output buffer. Each I/O cell within the PAL block can choose to be permanently enabled, permanently disabled, or choose one of the two product term output enables per PAL block (Figure 6).



Figure 6. Output Enable Generator and I/O Cell

20446G-006

Select devices have been discontinued.
See Ordering Information section for product status.




SECURITY BIT

A programmable security bit is provided on the MACH 5 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.


**Select devices have been discontinued.
See Ordering Information section for product status.**

BLOCK DIAGRAM — M5(LV)-128/XXX

SEGMENT 0




SEGMENT 1



Select devices have been discontinued.
See Ordering Information section for product status.

20446G-007


BLOCK DIAGRAM — M5(LV)-320/XXX



Select devices have been discontinued.
See Ordering Information section for product status.

20446G-010

BLOCK DIAGRAM — M5(LV)-512/XXX



Continued

Select devices have been discontinued.
See Ordering Information section for product status.

ABSOLUTE MAXIMUM RATINGS

M5

Storage Temperature. -65°C to +150°C
 Device Junction
 Temperature (Note 1) +130°C or +150°C
 Supply Voltage
 with Respect to Ground -0.5 V to +7.0 V
 DC Input Voltage -0.5 V to 5.5 V
 Static Discharge Voltage 2000 V
 Latchup Current (-40°C to +85°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)
 Operating in Free Air. 0°C to +70°C
 Supply Voltage (V_{CC})
 with Respect to Ground. +4.75 V to +5.25 V

Industrial (I) Devices

Ambient Temperature (T_A)
 Operating in Free Air. -40°C to +85°C
 Supply Voltage (V_{CC})
 with Respect to Ground. +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Select devices have been discontinued.
See Ordering Information section for product status.

5-V DC CHARACTERISTICS OVER OPERATING RANGES

Parameter Symbol	Parameter Description	Test Description	Min	Typ	Max	Unit
V_{OH}	Output HIGH Voltage (For M5-128/1, M5-192/1, M5-256/1, M5-320, M5-384, M5-512 Devices)	$I_{OH} = -3.2 \text{ mA}$, $V_{CC} = \text{Min}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
		$I_{OH} = -100 \mu\text{A}$, $V_{CC} = \text{Max}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$		3.3	3.6	V
	Output HIGH Voltage (For M5-128, M5-192, M5-256 Devices)	$I_{OH} = -3.2 \text{ mA}$, $V_{CC} = \text{Min}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
		$I_{OH} = -2.5 \text{ mA}$, $V_{CC} = 5.25 \text{ V}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$			3.6	V
V_{OL}	Output LOW Voltage (Note 2)	$I_{OL} = +16 \text{ mA}$, $V_{CC} = \text{Min}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0			V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)			0.8	V
I_{IH}	Input HIGH Leakage Current	$V_{IN} = 5.25$, $V_{CC} = \text{Max}$ (Note 4)			10	μA
I_{IL}	Input LOW Leakage Current	$V_{IN} = 0$, $V_{CC} = \text{Max}$ (Note 4)			-10	μA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25$, $V_{CC} = \text{Max}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 4)			10	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0$, $V_{CC} = \text{Max}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 4)			-10	μA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5 V_{CC} = \text{Max}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 5)	-30		-180	mA

Note:

- 150° for M5-128, M5-192 and M5-256 devices. 130° for M5-128/1, M5-192/1, M5-256/1, M5-320, M5-384 and M5-512 devices.
- Total I_{OL} between ground pins should not exceed 64 mA.
- These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
- I/O pin leakage is the worst case of I_{IL} and I_{OZL} or I_{IH} and I_{OZH} .
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.

M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹

		-5		-6		-7		-10		-12		-15		-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Combinatorial Delay:																
t _{PDi}	Internal combinatorial propagation delay		3.5		4.5		5.5		8.0		10.0		13.0		18.0	ns
t _{PD}	Combinatorial propagation delay		5.5		6.5		7.5		10.0		12.0		15.0		20.0	ns
Registered Delays:																
t _{SS}	Synchronous clock setup time	3.0		3.0		4.0		5.0		6.0		8.0		10.0		ns
t _{SA}	Asynchronous clock setup time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t _{HS}	Synchronous clock hold time	0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
t _{HA}	Asynchronous clock hold time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t _{COsi}	Synchronous clock to internal output		2.5		3.0		4.0		5.0		6.0		8.0		10.0	ns
t _{COS}	Synchronous clock to output		4.5		5.0		6.0		7.0		8.0		10.0		12.0	ns
t _{COAi}	Asynchronous clock to internal output		6.0		6.0		8.0		10.0		13.0		15.0		18.0	ns
t _{COA}	Asynchronous clock to output		8.0		8.0		10.0		12.0		15.0		17.0		20.0	ns
Latched Delays:																
t _{SAL}	Latch setup time	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{HAL}	Latch hold time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns
t _{PDLi}	Transparent latch internal		6.0		7.0		7.0		8.0		9.0		10.0		10.0	ns
t _{PDL}	Propagation delay through transparent latch		8.0		9.0		9.0		10.0		11.0		12.0		12.0	ns
t _{GOAi}	Gate to internal output		7.0		8.0		8.0		9.0		10.0		11.0		12.0	ns
t _{GOA}	Gate to output		9.0		10.0		10.0		11.0		12.0		13.0		14.0	ns
Input Register Delays:																
t _{SIRS}	Input register setup time using a synchronous clock	2.0		2.0		2.0		3.0		3.0		3.0		3.0		ns
t _{SIRA}	Input register setup time using an asynchronous clock	0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns
t _{HIRS}	Input register hold time using a synchronous clock	3.0		3.0		3.0		4.0		4.0		4.0		4.0		ns
t _{HIRA}	Input register hold time using an asynchronous clock	6.0		6.0		6.0		7.0		7.0		7.0		7.0		ns
Input Latch Delays:																
t _{SIL}	Input latch setup time	2.0		2.0		2.0		3.0		3.0		3.0		3.0		ns
t _{HIL}	Input latch hold time	6.0		6.0		6.0		7.0		7.0		7.0		7.0		ns
t _{PDILi}	Transparent input latch		5.0		5.0		5.5		6.0		6.0		6.0		6.0	ns
Output Delays:																
t _{BUF}	Output buffer delay		2.0		2.0		2.0		2.0		2.0		2.0		2.0	ns
t _{SLW}	Slow slew rate delay		2.5		2.5		2.5		2.5		2.5		2.5		2.5	ns
t _{EA}	Output enable time		7.5		7.5		9.5		10.0		12.0		15.0		20.0	ns
t _{ER}	Output disable time		7.5		7.5		9.5		10.0		12.0		15.0		20.0	ns

Select devices have been discontinued.
See Ordering Information section for product status.

M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹ (CONTINUED)

		-5		-6		-7		-10		-12		-15		-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Power Delays:																
t _{PL1}	Power level 1 delay (Note 2)		4.0 (5.0)		4.0		4.0 (5.0)		4.0 (5.0)		4.0 (5.0)		4.0 (5.0)		4.0 (5.0)	ns
t _{PL2}	Power level 2 delay (Note 2)		6.0 (9.0)		6.0		6.0 (9.0)		6.0 (9.0)		6.0 (9.0)		6.0 (9.0)		6.0 (9.0)	ns
t _{PL3}	Power level 3 delay (Note 2)		9.0 (17.5)		9.0		9.0 (17.5)		9.0 (17.5)		9.0 (17.5)		9.0 (17.5)		9.0 (17.5)	ns
Additional Cluster Delay:																
t _{PT}	Product term cluster delay		0.3		0.3		0.3		0.3		0.3		0.3		0.3	ns
Interconnect Delays:																
t _{BLK}	Block interconnect delay		1.5		1.5		1.5		2.0		2.0		2.0		2.0	ns
t _{SEG}	Segment interconnect delay		4.5		4.5		5.0		6.0		6.0		6.0		6.0	ns
Reset and Preset Delays:																
t _{SRI}	Asynchronous reset or preset to internal register output		6.0		8.0		8.0		10.0		12.0		14.0		16.0	ns
t _{SR}	Asynchronous reset or preset to register output		8.0		10.0		10.0		12.0		14.0		16.0		18.0	ns
t _{SRR}	Reset and set register recovery time	5.5		7.5		7.5		8.0		9.0		10.0		11.0		ns
t _{SRW}	Asynchronous reset or preset width	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
Clock Enable Delays:																
t _{CES}	Clock enable setup time	4.0		5.0		5.0		6.0		7.0		7.0		8.0		ns
t _{CEH}	Clock enable hold time	3.0		4.0		4.0		5.0		6.0		6.0		7.0		ns
Width:																
t _{WLS}	Global clock width low (Note 3)	2.5		3.0		3.0		4.0		5.0		6.0		6.0		ns
t _{WHS}	Global clock width high (Note 3)	2.5		3.0		3.0		4.0		5.0		6.0		6.0		ns
t _{WLA}	Product term clock width low	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{WHA}	Product term clock width high	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{GWA}	Gate width low (for low transparent) or high (for high transparent)	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{WIR}	Input register clock width low or high	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns

Select devices have been discontinued.
See Ordering Information section for product status.

CAPACITANCE¹

Parameter Symbol	Parameter Description	Test conditions		Typ	Unit
C_{IN}	I/CLK pin	$V_{IN} = 2.0\text{ V}$	3.3 V or 5 V, 25° C, 1 MHz	12	pF
$C_{I/O}$	I/O pin	$V_{OUT} = 2.0\text{ V}$	3.3 V or 5 V, 25° C, 1 MHz	10	pF

1. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where these parameters may be affected.

I_{CC} vs. FREQUENCY

These curves represent the typical power consumption for a particular device at system frequency. The selected “typical” pattern is a 16-bit up-down counter. This pattern fills the device and exercises every macrocell. Maximum frequency shown uses internal feedback and a D-type register. Power/Speed are optimized to obtain the highest counter frequency and the lowest power. The highest frequency (LSBs) is placed in common PAL blocks, which are set to high power. The lowest frequency signals (MSBs) are placed in a common PAL block and set to lowest power. For a more detailed discussion about MACH 5 power consumption, refer to the application note entitled *MACH 5 Power* in the Application Notes section on the Lattice Data Book CD-ROM or Lattice web site.

I_{CC} CURVES AT HIGH /LOW POWER MODES




Figure 8. I_{CC} Curves at High/Low Power Modes

Select devices have been discontinued. See Ordering Information section for product status.





Figure 9. I_{CC} Curves at High/Low Power Modes

Select devices have been discontinued.
See Ordering Information section for product status.

100-PIN PQFP CONNECTION DIAGRAM

Top View

100-Pin PQFP (68 I/O)



*Package obsolete, contact factory.


20446G-016

Select devices have been discontinued.
See Ordering Information section for product status.

Pin Designations

CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect


V_{CC} = Supply Voltage
TDI = Test Data In
TCK = Test Clock
TMS = Test Mode Select
TDO = Test Data Out



144-PIN TQFP CONNECTION DIAGRAM

Top View

144-Pin TQFP




Select devices have been discontinued.
See Ordering Information section for product status.

20446G-020

Pin Designations

CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect

V_{CC} = Supply Voltage
TDI = Test Data In
TCK = Test Clock
TMS = Test Mode Select
TDO = Test Data Out




160-PIN PQFP CONNECTION DIAGRAM

Top View

160-Pin PQFP (128, 192, 256 Macrocells)


Select devices have been discontinued.
See Ordering Information section for product status.



Pin Designations

CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect

V_{CC} = Supply Voltage
TDI = Test Data In
TCK = Test Clock
TMS = Test Mode Select
TDO = Test Data Out



208-PIN PQFP CONNECTION DIAGRAM

Top View

208-Pin PQFP (256 Macrocells)



Select devices have been discontinued.
See Ordering Information section for product status.

20446G-023

256-BALL BGA CONNECTION DIAGRAM — M5-320

Bottom View (Macrocell Association)


256-Ball BGA

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
1	GND	GND	3A11	3D15	3D12	GND	3D7	GND	3D3	3D2	GND	2D2	GND	2D7	GND	2D10	2D13	2D15	GND	GND	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
2	GND	3B2	3A3	3A8	3A13	3D13	3D9	3D8	3D4	I3/CLK3	I2/CLK2	2D3	2D4	2D8	2D12	2A15	2A13	2A12	2A9	2A7	2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
3	GND	3B8	V _{CC}	3A2	3A4	3A12	3D14	3D10	3D5	3D0	2D0	2D5	2D9	2D14	2A14	2A10	2A8	V _{CC}	2A3	GND	3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
4	3B13	3B11	3B3	V _{CC}	TDO	3A7	V _{CC}	3D11	3D6	3D1	2D1	2D6	2D11	V _{CC}	2A11	TMS	V _{CC}	2A6	2A2	2A0	4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
5	4B14	4B15	3B4	V _{CC}	Pin Designations CLK = Clock GND = Ground I = Input I/O = Input/Output NC = No Connect V_{CC} = Supply Voltage TDI = Test Data In TCK = Test Clock TMS = Test Mode Select TDO = Test Data Out 4 D 15 Macrocell (0-15) PAL Block (A-D) Segment (0-4)	GND	4B8	4B4	GND	GND	GND	GND	GND	4A4	4A8	4A14	GND	4A11	4A15	0B4	V _{CC}	4A5	4A13	4A6	4A10	4A3	4A0	4B0	4B3	4B6	4B9	4B12	V _{CC}	3B7	V _{CC}	5																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
6	GND	4B11	3B12	3B7		V _{CC}	2A4	2A1	2B4	GND	2B1	2B5	2B7	2B3	2B6	2B9	2B11	2B8	2B10	2B12	2B15	2B14	2B13	1B13	1B14	1B15	1B12	1B10	1B8	1B3	1B11	GND	2B1	V _{CC}	2A8	2A13	2A12	2A15	2A9	2A7	2A0	2B1	2B7	2B9	2B5	2B2	2A1	2A5	V _{CC}	6																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
7	4B8	4B10	4B13	V _{CC}		V _{CC}	2A1	2B4	GND	2B1	2B5	2B7	2B3	2B6	2B9	2B11	2B8	2B10	2B12	2B15	2B14	2B13	1B13	1B14	1B15	1B12	1B10	1B8	1B3	1B11	GND	2B1	V _{CC}	2A8	2A13	2A12	2A15	2A9	2A7	2A0	2B1	2B7	2B9	2B5	2B2	2A1	2A5	V _{CC}	6																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
8	4B4	4B6	4B9	4B12		2B3	2B6	2B9	2B11	2B8	2B10	2B12	2B15	2B14	2B13	1B13	1B14	1B15	1B12	1B10	1B8	1B3	1B11	GND	2B1	V _{CC}	2A8	2A13	2A12	2A15	2A9	2A7	2A0	2B1	V _{CC}	2A8	2A13	2A12	2A15	2A9	2A7	2A0	2B1	2B7	2B9	2B5	2B2	2A1	2A5	V _{CC}	6																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
9	GND	4B3	4B5	4B7		2B8	2B10	2B12	GND	2B8	2B10	2B12	2B15	2B14	2B13	1B13	1B14	1B15	1B12	1B10	1B8	1B3	1B11	GND	2B1	V _{CC}	2A8	2A13	2A12	2A15	2A9	2A7	2A0	2B1	V _{CC}	2A8	2A13	2A12	2A15	2A9	2A7	2A0	2B1	2B7	2B9	2B5	2B2	2A1	2A5	V _{CC}	6																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
10	GND	4B0	4B1	4B2		2B13	2B14	2B15	GND	2B13	2B14	2B15	2B14	2B13	1B13	1B14	1B15	1B12	1B10	1B8	1B3	1B11	GND	2B1	V _{CC}	2A8	2A13	2A12	2A15	2A9	2A7	2A0	2B1	V _{CC}	2A8	2A13	2A12	2A15	2A9	2A7	2A0	2B1	2B7	2B9	2B5	2B2	2A1	2A5	V _{CC}	6																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
11	GND	4A0	4A1	4A2		1B13	1B14	1B15	GND	1B13	1B14	1B15	1B14	1B13	1B13	1B14	1B15	1B12	1B10	1B8	1B3	1B11	GND	2B1	V _{CC}	2A8	2A13	2A12	2A15	2A9	2A7	2A0	2B1	V _{CC}	2A8	2A13	2A12	2A15	2A9	2A7	2A0	2B1	2B7	2B9	2B5	2B2	2A1	2A5	V _{CC}	6																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
12	GND	4A3	4A5	4A7		1B8	1B10	1B12	GND	1B8	1B10	1B12	1B14	1B13	1B13	1B14	1B15	1B12	1B10	1B8	1B3	1B11	GND	2B1	V _{CC}	2A8	2A13	2A12	2A15	2A9	2A7	2A0	2B1	V _{CC}	2A8	2A13	2A12	2A15	2A9	2A7	2A0	2B1	2B7	2B9	2B5	2B2	2A1	2A5	V _{CC}	6																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
13	4A4	4A6	4A9	4A12		1B3	1B6	1B9	1B11	1B3	1B6	1B9	1B11	1B14	1B13	1B14	1B15	1B12	1B10	1B8	1B3	1B11	GND	2B1	V _{CC}	2A8	2A13	2A12	2A15	2A9	2A7	2A0	2B1	V _{CC}	2A8	2A13	2A12	2A15	2A9	2A7	2A0	2B1	2B7	2B9	2B5	2B2	2A1	2A5	V _{CC}	6																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
14	4A8	4A10	4A13	V _{CC}		V _{CC}	1B2	1B5	1B7	V _{CC}	1B2	1B5	1B7	1B14	1B13	1B14	1B15	1B12	1B10	1B8	1B3	1B11	GND	2B1	V _{CC}	2A8	2A13	2A12	2A15	2A9	2A7	2A0	2B1	V _{CC}	2A8	2A13	2A12	2A15	2A9	2A7	2A0	2B1	2B7	2B9	2B5	2B2	2A1	2A5	V _{CC}	6																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
15	GND	4A11	0B12	0B7		1A4	1A1	1B4	GND	1A4	1A1	1B4	1D1	1D3	1D7	GND	1D12	1A4	1A1	1B4	1B0	1B1	GND	2B1	V _{CC}	2A8	2A13	2A12	2A15	2A9	2A7	2A0	2B1	V _{CC}	2A8	2A13	2A12	2A15	2A9	2A7	2A0	2B1	2B7	2B9	2B5	2B2	2A1	2A5	V _{CC}	6																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
16	4A14	4A15	0B4	V _{CC}		V _{CC}	1A5	1B0	1B1	V _{CC}	1A5	1B0	1B1	1D1	1D3	1D7	1D12	1A5	1A1	1B4	1B0	1B1	GND	2B1	V _{CC}	2A8	2A13	2A12	2A15	2A9	2A7	2A0	2B1	V _{CC}	2A8	2A13	2A12	2A15	2A9	2A7	2A0	2B1	2B7	2B9	2B5	2B2	2A1	2A5	V _{CC}	6																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
17	0B13	0B11	0B3	V _{CC}	TDI	0A7	V _{CC}	0D11	0D6	0D1	1D1	1D6	1D11	V _{CC}	1A11	TCK	V _{CC}	1A6	1A2	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0	1A0

Select devices have been discontinued.
See Ordering Information section for product status.

3.3V M5LV ORDERING INFORMATION¹

Lattice standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Note:

1. See below for valid device/package combinations.

Valid Combinations		
M5LV-128/68	Commercial: -5, -7, -10, -12	VC, VI
M5LV-128/74		VC, VI
M5LV-128/104		VC, VI
M5LV-128/120		YC, YI
M5LV-256/68	Industrial: -7, -10, -12, -15	YC, YI
M5LV-256/74		VC, VI
M5LV-256/104		VC, VI
M5LV-256/120		YC, YI
M5LV-256/160		YC, YI

Device Marking

Actual device marking differs from the ordering part number (OPN). All MACH devices are dual-marked with both Commercial and Industrial grades. The Industrial grade is slower, i.e., M5LV-512/256-7AC-10AI.

Valid Combinations		
M5LV-320/120	Commercial: -6, -7, -10, -12, -15	YC, YI
M5LV-320/160		YC, YI
M5LV-384/120		YC, YI
M5LV-384/160		YC, YI
M5LV-512/120	Industrial: -10, -12, -15, -20	YC, YI
M5LV-512/160		YC, YI
M5LV-512/256		SAC, SAI

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Lattice sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Select devices have been discontinued.
See Ordering Information section for product status.