



Welcome to [E·XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	256
Number of Gates	-
Number of I/O	68
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/m5lv-256-68-10yi



Table 1. MACH 5 Device Features ¹

Feature	M5-128/1 M5LV-128		M5-192/1	M5-256/1 M5LV-256		M5-320 M5LV-320		M5-384 M5LV-384		M5-512 M5LV-512	
Supply Voltage (V)	5	3.3	5	5	3.3	5	3.3	5	3.3	5	3.3
Macrocells	128	128	192	256	256	320	320	384	384	512	512
Maximum User I/O Pins	120	120	120	160	160	192	160	160	160	256	256
t _{PD} (ns)	5.5	5.5	5.5	5.5	5.5	6.5	6.5	6.5	6.5	6.5	6.5
t _{SS} (ns)	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0
t _{COS} (ns)	4.5	4.5	4.5	4.5	4.5	5.0	5.0	5.0	5.0	5.0	5.0
f _{CNT} (MHz)	182	182	182	182	182	167	167	167	167	167	167
Typical Static Power (mA)	35	35	45	55	55	70	70	75	75	100	100
IEEE 1149.1 Boundary Scan Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PCI-Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes

Note:

1. "M5-xxx" is for 5-V devices. "M5LV-xxx" is for 3.3-V devices.

GENERAL DESCRIPTION

The MACH[®] 5 family consists of a broad range of high-density and high-I/O Complex Programmable Logic Devices (CPLDs). The fifth-generation MACH architecture yields fast speeds at high CPLD densities, low power, and supports additional features such as in-system programmability, Boundary Scan testability, and advanced clocking options (Table 1). The MACH 5 family offers 5-V (M5-xxx) and 3.3-V (M5LV-xxx) operation.

Manufactured in state-of-the-art ISO 9000 qualified fabrication facilities on E²CMOS process technologies, MACH 5 devices are available with pin-to-pin delays as fast as 5.5 ns (Table 2). The 5.5, 6.5, 7.5, 10, and 12-ns devices are compliant with the *PCI Local Bus Specification*.

Select devices have been discontinued.
See Ordering Information section for product status.

Table 2. MACH 5 Speed Grades

Device	Speed Grade ¹						
	-5	-6	-7	-10	-12	-15	-20
M5-128 ²			C	C, I	C, I	C, I	I
M5-128/1	C		C, I	C, I	C, I	C, I	I
M5LV-128	C		C, I	C, I	C, I	I	
M5-192/1	C		C, I	C, I	C, I	C, I	I
M5-256 ²			C	C, I	C, I	C, I	I
M5-256/1	C		C, I	C, I	C, I	C, I	I
M5LV-256	C		C, I	C, I	C, I	I	
M5-320		C	C, I	C, I	C, I	C, I	I
M5LV-320		C	C, I	C, I	C, I	C, I	I
M5-384		C	C, I	C, I	C, I	C, I	I
M5LV-384		C	C, I	C, I	C, I	C, I	I
M5-512		C	C, I	C, I	C, I	C, I	I
M5LV-512		C	C, I	C, I	C, I	C, I	I

Note:

1. C = Commercial grade, I = Industrial grade
2. /1 version recommended for new designs

With Lattice's unique hierarchical architecture, the MACH 5 family provides densities up to 512 macrocells to support full system logic integration. Extensive routing resources ensure pinout retention as well as high utilization. It is ideal for PAL[®] block device integration and a wide range of other applications including high-speed computing, low-power applications, communications, and embedded control. At each macrocell density point, Lattice offers several I/O and package options to meet a wide range of design needs (Table 3).

Table 3. MACH 5 Package and I/O Options ¹

	M5-128/1 M5LV-128		M5-192/1	M5-256/1 M5LV-256		M5-320 M5LV-320		M5-384 M5LV-384		M5-512 M5LV-512	
	5	3.3		5	3.3	5	3.3	5	3.3	5	3.3
100-pin TQFP	68	68, 74	68	68	68*, 74						
100-pin PQFP	68	68*	68*	68*	68						
144-pin TQFP		104			104						
144-pin PQFP	104	104*	104*	104*	104*						
160-pin PQFP	120	120	120	120	120	120*	120	120*	120	120*	120
208-pin PQFP				160	160	160	160	160	160	160	160
240-pin PQFP						184*	184*	184*	184*	184*	184*
256-ball BGA						192	192*	192*	192*	192*	192*
352-ball BGA										256	256

Note:

1. The I/O options indicated with a "*" are obsolete, please contact factory for more information.

Advanced power management options allow designers to incrementally reduce power while maintaining the level of performance needed for today's complex designs. I/O safety features allow for mixed-voltage design,

Select devices have been discontinued.
See Ordering Information section for product status.



20446G-002

Figure 2. PAL Block Structure

Product-Term Array and Logic Allocator

The product-term array uses the same sum-of-products architecture as PAL devices and consists of 32 inputs (plus their complements) and 64 product terms arranged in 16 **clusters**. A cluster is a sum-of-products function with either 3 or 4 product terms.

Logic allocators assign the clusters to macrocells. Each macrocell can accept up to eight clusters of three or four product terms, but a given cluster can only be steered to one macrocell (Table 4). If only three product terms in a cluster are steered, the fourth can be used as an input to an XOR gate for separate logic generation and/or polarity control.

The **wide logic allocator** is comprised of all 16 of the individual logic allocators and acts as an output switch matrix by reassigning logic to macrocells to retain pinout as designs change. The logic allocation scheme in the MACH 5 device allows for the implementation of large equations (up to 32 product terms) with only one pass through the logic array.

Table 4. Product Term Steering Options for PT Clusters and Macrocells

Macrocell	Available Clusters	Macrocell	Available Clusters
M ₀	C ₀ , C ₁ , C ₂ , C ₃ , C ₄	M ₈	C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂
M ₁	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅	M ₉	C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃
M ₂	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆	M ₁₀	C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄
M ₃	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇	M ₁₁	C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₄	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇	M ₁₂	C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₅	C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈	M ₁₃	C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₆	C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ , C ₉	M ₁₄	C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₇	C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀	M ₁₅	C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅

Select devices have been discontinued.
See Ordering Information section for product status.

- ◆ Global clock (0, 1, 2, or 3) with positive and negative edge clock enable (biphase)

Clock Line 2 Options

- ◆ Global clock (0, 1, 2, or 3) with clock enable

Clock Line 3 Options

- ◆ Complement of clock line 2 (same clock enable)
- ◆ Product-term clock (if clock line 2 does not use clock enable)



20446G-004

Figure 4. Clock Generator



20446G-005

Figure 5. Set/Reset Generator

The set/reset generation portion of the control generator (Figure 5) creates three set/reset lines for the PAL block. Each macrocell can choose one of these three lines or choose no set/reset at all. All three lines can be configured for product term set/reset and two of the three lines can be configured as sum term set/reset and one of the lines can be configured as product-term or sum-term latch enable. While the set/reset signals are generated in the control generator, whether that signal sets or resets a flip-flop is determined within the individual macrocell. The same signal can set one flip-flop and reset another. PT2 or /PT2 can also be used as a latch enable for macrocells configured as latches.

**Select devices have been discontinued.
See Ordering Information section for product status.**



MULTIPLE I/O AND DENSITY OPTIONS

The MACH 5 family offers six macrocell densities in a number of I/O options. This allows designers to choose a device close to their logic density and I/O requirements, thus minimizing costs. For the same package type, every density has the same pin-out. With proper design considerations, a design can be moved to a higher or lower density part as required.

IEEE 1149.1 - COMPLIANT BOUNDARY SCAN TESTABILITY

Most MACH 5 devices have boundary scan registers and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more complete board-level testing.

IEEE 1149.1 - COMPLIANT IN-SYSTEM PROGRAMMING

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality, and the ability to make in-field modifications. All MACH 5 devices provide in-system programming (ISP) capability through their IEEE 1149.1-compliant Boundary Scan Test Access Port. By using the IEEE 1149.1-compliant Boundary Scan Test Access Port as the communication interface through which ISP is achieved, customers get the benefit of a standard, well-defined interface.

MACH 5 devices can be programmed across the commercial temperature and voltage range. The PC-based LatticePRO software facilitates in-system programming of MACH 5 devices. LatticePRO software takes the JEDEC file output produced by design implementation software, along with information about the Boundary Scan chain, and creates a set of vectors that are used to drive the Boundary Scan chain. LatticePRO software can use these vectors to drive a Boundary Scan chain via the parallel port of a PC. Alternatively, LatticePRO software can output files in formats understood by common automated test equipment. This equipment can then be used to program MACH 5 devices during the testing of a circuit board.

PCI COMPLIANT

MACH 5 devices in the -5/-6/-7/-10/-12 speed grades are compliant with the *PCI Local Bus Specification* version 2.1, published by the PCI Special Interest Group (SIG). The 5-V devices are fully PCI-compliant. The 3.3-V devices are mostly compliant but do not meet the PCI condition to clamp the inputs as they rise above V_{CC} because of their 5-V input tolerant feature. MACH 5 devices provide the speed, drive, density, output enables and I/Os for the most complex PCI designs.

Select devices have been discontinued.
See Ordering Information section for product status.

SAFE FOR MIXED SUPPLY VOLTAGE SYSTEM DESIGNS ¹

Both the 3.3-V and 5-V V_{CC} MACH 5 devices are safe for mixed supply voltage system designs. The 5-V devices will not overdrive 3.3-V devices above the output voltage of 3.3 V, while they accept inputs from other 3.3-V devices. The 3.3-V devices will accept inputs up to 5.5 V. Both the 3.3-V and 5-V versions have the same high-speed performance and provide easy-to-use mixed-voltage design capability.

Note:

1. Excludes original M5-128, M5-192, and M5-256 while M5-128/1, M3-192/1 and M5-256/1 are supported. Please refer to Application Note titled "Hot Socketing and Mixed Supply Design with MACH 4 and MACH 5 Devices".

BUS-FRIENDLY INPUTS AND I/OS

All MACH 5 devices have inputs and I/Os which feature the Bus-Friendly circuitry incorporating two inverters in series which loop back to the input. This double inversion weakly holds the input at its last driven logic state. While it is a good design practice to tie unused pins to a known state, the Bus-Friendly input structure pulls pins away from the input threshold voltage where noise can cause high-frequency switching. At power-up, the Bus-Friendly latches are reset to a logic level "1." For the circuit diagram, please refer to the document entitled *MACH Endurance Characteristics* on the Lattice Data Book CD-ROM or Lattice web site.

POWER MANAGEMENT

There are 4 power/speed options in each MACH 5 PAL block (Table 5). The speed and power tradeoff can be tailored for each design. The signal speed paths in the lower-power PAL blocks will be slower than those in the higher-power PAL blocks. This feature allows speed critical paths to run at maximum frequency while the rest of the signal paths operate in a lower-power mode. In large designs, there may be several different speed requirements for different portions of the design.

Table 5. Power Levels

High Speed/High Power	100% Power
Medium High Speed/Medium High Power	67% Power
Medium Low Speed/Medium Low Power	40% Power
Low Speed/Low Power	20% Power

PROGRAMMABLE SLEW RATE


Each MACH 5 device I/O has an individually programmable output slew rate control bit. Each output can be individually configured for the higher speed transition (3 V/ns) or for the lower noise transition (1 V/ns). For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less noise, and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast slew rate can be used to achieve the highest speed. The slew rate is adjusted independent of power.

POWER-UP RESET/SET

All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the control generator, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the control generator or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the V_{CC} rise must be monotonic and the clock must be inactive until the reset delay time has elapsed.

Select devices have been discontinued.
See Ordering Information section for product status.


BLOCK DIAGRAM — M5(LV)-256/XXX



Select devices have been discontinued.
See Ordering Information section for product status.

20446G-009


BLOCK DIAGRAM — M5(LV)-320/XXX



Select devices have been discontinued.
See Ordering Information section for product status.

20446G-010

BLOCK DIAGRAM — M5(LV)-384/XXX




Select devices have been discontinued.
See Ordering Information section for product status.

20446G-011

BLOCK DIAGRAM — M5(LV)-512/XXX


Continued



Select devices have been discontinued.
See Ordering Information section for product status.

20446G-012

BLOCK DIAGRAM — M5(LV)-512/XXX



Continued

Select devices have been discontinued.
See Ordering Information section for product status.

20446G-013

M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹ (CONTINUED)

		-5		-6		-7		-10		-12		-15		-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Power Delays:																
t _{PL1}	Power level 1 delay (Note 2)		4.0 (5.0)		4.0		4.0 (5.0)		4.0 (5.0)		4.0 (5.0)		4.0 (5.0)		4.0 (5.0)	ns
t _{PL2}	Power level 2 delay (Note 2)		6.0 (9.0)		6.0		6.0 (9.0)		6.0 (9.0)		6.0 (9.0)		6.0 (9.0)		6.0 (9.0)	ns
t _{PL3}	Power level 3 delay (Note 2)		9.0 (17.5)		9.0		9.0 (17.5)		9.0 (17.5)		9.0 (17.5)		9.0 (17.5)		9.0 (17.5)	ns
Additional Cluster Delay:																
t _{PT}	Product term cluster delay		0.3		0.3		0.3		0.3		0.3		0.3		0.3	ns
Interconnect Delays:																
t _{BLK}	Block interconnect delay		1.5		1.5		1.5		2.0		2.0		2.0		2.0	ns
t _{SEG}	Segment interconnect delay		4.5		4.5		5.0		6.0		6.0		6.0		6.0	ns
Reset and Preset Delays:																
t _{SRI}	Asynchronous reset or preset to internal register output		6.0		8.0		8.0		10.0		12.0		14.0		16.0	ns
t _{SR}	Asynchronous reset or preset to register output		8.0		10.0		10.0		12.0		14.0		16.0		18.0	ns
t _{SRR}	Reset and set register recovery time	5.5		7.5		7.5		8.0		9.0		10.0		11.0		ns
t _{SRW}	Asynchronous reset or preset width	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
Clock Enable Delays:																
t _{CES}	Clock enable setup time	4.0		5.0		5.0		6.0		7.0		7.0		8.0		ns
t _{CEH}	Clock enable hold time	3.0		4.0		4.0		5.0		6.0		6.0		7.0		ns
Width:																
t _{WLS}	Global clock width low (Note 3)	2.5		3.0		3.0		4.0		5.0		6.0		6.0		ns
t _{WHS}	Global clock width high (Note 3)	2.5		3.0		3.0		4.0		5.0		6.0		6.0		ns
t _{WLA}	Product term clock width low	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{WHA}	Product term clock width high	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{GWA}	Gate width low (for low transparent) or high (for high transparent)	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{WIR}	Input register clock width low or high	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns

Select devices have been discontinued.
See Ordering Information section for product status.

M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹ (CONTINUED)

		-5		-6		-7		-10		-12		-15		-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Frequency:																
f _{MAX}	External feedback, PAL block level. Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SS} + t _{COS})	133		125		100		83.3		71.4		55.6		45.5		MHz
	Internal feedback, PAL block level. Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SS} + t _{COSi})	182		167		125		100		83.3		62.5		50.0		MHz
	No feedback PAL block level. Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SS} + t _{HS})	200		167		167		125		100		83.3		83.3		MHz
f _{MAXA}	External feedback, PAL block level. Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SA} + t _{COA})	91		91		71.4		58.8		47.6		41.7		35.7		MHz
	Internal feedback, PAL block level. Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SA} + t _{COAi})	111		111		83.3		66.7		52.6		45.5		38.5		MHz
	No feedback, PAL block level. Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SA} + t _{HA})	167		125		125		100		83.3		71.4		62.5		MHz
f _{MAXI}	Maximum input register frequency 1/(t _{SIRS} +t _{HIRS}) or 1/(2 x t _{WICW})	167		125		125		100		83.3		71.4		62.5		MHz

Notes:

- See "MACH Switching Test Circuits" documentation on the Lattice Data Book CD-ROM or Lattice web site.
- Numbers in parentheses are for M5-128, M5-192, M5-256.
- If a signal is used as both a clock and a logic array input, then the maximum input frequency applies ($f_{MAX}/2$).

Select devices have been discontinued.
See Ordering Information section for product status.





Figure 9. I_{CC} Curves at High/Low Power Modes

Select devices have been discontinued.
See Ordering Information section for product status.

100-PIN PQFP CONNECTION DIAGRAM

Top View

100-Pin PQFP (68 I/O)



*Package obsolete, contact factory.


20446G-016

Select devices have been discontinued.
See Ordering Information section for product status.

Pin Designations

CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect


V_{CC} = Supply Voltage
TDI = Test Data In
TCK = Test Clock
TMS = Test Mode Select
TDO = Test Data Out



144-PIN TQFP CONNECTION DIAGRAM

Top View

144-Pin TQFP




Select devices have been discontinued.
See Ordering Information section for product status.

20446G-020

Pin Designations

CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect


V_{CC} = Supply Voltage
TDI = Test Data In
TCK = Test Clock
TMS = Test Mode Select
TDO = Test Data Out



160-PIN PQFP (WITH INTERNAL HEAT SPREADER) CONNECTION DIAGRAM Top View

160-Pin PQFP (320, 384, 512 Macrocells)

Select devices have been discontinued.
See Ordering Information section for product status.




*Package obsolete, contact factory.

20446G-022

Pin Designations

CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect


V_{CC} = Supply Voltage
TDI = Test Data In
TCK = Test Clock
TMS = Test Mode Select
TDO = Test Data Out



208-PIN PQFP CONNECTION DIAGRAM

Top View

208-Pin PQFP (256 Macrocells)




Select devices have been discontinued.
See Ordering Information section for product status.

20446G-023

Pin Designations

CLK = Clock	V _{CC} = Supply Voltage
GND = Ground	TDI = Test Data In
I = Input	TCK = Test Clock
I/O = Input/Output	TMS = Test Mode Select
NC = No Connect	TDO = Test Data Out



256-BALL BGA CONNECTION DIAGRAM — M5-320

Bottom View (I/O Pin-outs)

256-Ball BGA

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y	
1	GND	GND	I/O181	I/O182	I/O183	GND	I/O184	GND	I/O185	I/O186	GND	I/O187	GND	I/O188	GND	I/O189	I/O190	I/O191	GND	GND	
2	GND	I/O164	I/O165	I/O166	I/O167	I/O168	I/O169	I/O170	I/O171	I/O172	I/O173	I/O174	I/O175	I/O176	I/O177	I/O178	I/O179	I/O180	GND	GND	
3	GND	I/O148	V _{CC}	I/O149	I/O150	I/O151	I/O152	I/O153	I/O154	I/O155	I/O156	I/O157	I/O158	I/O159	I/O160	I/O161	I/O162	V _{CC}	I/O163	GND	
4	I/O134	I/O135	I/O136	V _{CC}	TDO	I/O137	V _{CC}	I/O138	I/O139	I/O140	I/O141	I/O142	I/O143	V _{CC}	I/O144	TMS	V _{CC}	I/O145	I/O146	I/O147	
5	I/O128	I/O129	I/O130	V _{CC}	Pin Designations CLK = Clock GND = Ground I = Input I/O = Input/Output NC = No Connect V _{CC} = Supply Voltage TDI = Test Data In TCK = Test Clock TMS = Test Mode Select TDO = Test Data Out	I/O122	I/O123	I/O124	I/O108	I/O109	I/O103	I/O104	I/O096	I/O097	I/O098	I/O099	I/O100	I/O101	I/O102	I/O103	
6	GND	I/O117	I/O118	V _{CC}		I/O116	I/O110	I/O111	I/O084	I/O085	I/O086	I/O087	I/O088	I/O089	I/O090	I/O091	I/O092	I/O093	I/O094	I/O095	I/O096
7	I/O108	I/O109	I/O110	V _{CC}		I/O076	I/O077	I/O078	I/O079	I/O070	I/O071	I/O072	I/O073	I/O074	I/O075	I/O076	I/O077	I/O078	I/O079	I/O080	I/O081
8	GND	I/O102	I/O103	I/O104		I/O064	I/O065	I/O066	I/O067	I/O068	I/O069	I/O060	I/O061	I/O062	I/O063	I/O064	I/O065	I/O066	I/O067	I/O068	I/O069
9	GND	I/O096	I/O097	I/O098		I/O058	I/O059	I/O050	I/O051	I/O052	I/O053	I/O054	I/O055	I/O056	I/O057	I/O058	I/O059	I/O060	I/O061	I/O062	I/O063
10	GND	I/O090	I/O091	I/O092		I/O044	I/O045	I/O046	I/O047	I/O048	I/O049	I/O050	I/O051	I/O052	I/O053	I/O054	I/O055	I/O056	I/O057	I/O058	I/O059
11	GND	I/O084	I/O085	I/O086		I/O030	I/O031	I/O032	I/O033	I/O034	I/O035	I/O036	I/O037	I/O038	I/O039	I/O040	I/O041	I/O042	I/O043	I/O044	I/O045
12	GND	I/O076	I/O077	I/O078		I/O028	I/O029	I/O020	I/O021	I/O022	I/O023	I/O024	I/O025	I/O026	I/O027	I/O028	I/O029	I/O030	I/O031	I/O032	I/O033
13	I/O070	I/O071	I/O072	V _{CC}		I/O015	I/O016	I/O017	I/O018	I/O019	I/O020	I/O021	I/O022	I/O023	I/O024	I/O025	I/O026	I/O027	I/O028	I/O029	I/O030
14	I/O058	I/O059	I/O060	V _{CC}		I/O011	I/O012	I/O013	I/O014	I/O015	I/O016	I/O017	I/O018	I/O019	I/O020	I/O021	I/O022	I/O023	I/O024	I/O025	I/O026
15	GND	I/O064	I/O065	I/O066		I/O001	I/O002	I/O003	I/O004	I/O005	I/O006	I/O007	I/O008	I/O009	I/O010	I/O011	I/O012	I/O013	I/O014	I/O015	I/O016
16	I/O044	I/O045	I/O046	V _{CC}		GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND
17	I/O028	I/O029	I/O030	I/O031		I/O032	I/O033	I/O034	I/O035	I/O036	I/O037	I/O038	I/O039	I/O040	I/O041	I/O042	I/O043	I/O044	I/O045	I/O046	I/O047
18	I/O011	I/O012	I/O013	I/O014	I/O015	I/O016	I/O017	I/O018	I/O019	I/O020	I/O021	I/O022	I/O023	I/O024	I/O025	I/O026	I/O027	I/O028	I/O029	I/O030	
19	I/O001	I/O002	I/O003	I/O004	I/O005	I/O006	I/O007	I/O008	I/O009	I/O010	I/O011	I/O012	I/O013	I/O014	I/O015	I/O016	I/O017	I/O018	I/O019	I/O020	
20	GND	GND	I/O001	I/O002	I/O003	GND	I/O004	GND	I/O005	GND	I/O006	GND	I/O007	I/O008	GND	I/O009	I/O010	GND	GND	GND	

20446G-026

Select devices have been discontinued.
See Ordering Information section for product status.

352-BALL BGA CONNECTION DIAGRAM — M5-512, M5LV-512

Bottom View (Macrocell Association)


352-Ball BGA

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y	AA	AB	AC	AD	AE	AF							
1	NC	NC	NC	GND	NC	5A12	GND	5D15	5D11	GND	5D6	5D3	13/CLK3	GND	4D1	4D5	4D9	GND	4D15	4A13	GND	NC	4A6	GND	NC	NC							
2	NC	NC	NC	5A2	5A5	5A9	5A14	5A15	5D13	5D10	5D8	5D4	5D0	4D0	4D2	4D6	4D10	4D13	4A15	4A12	4A9	4A8	4A3	4A1	GND	NC							
3	GND	GND	NC	5A1	5A4	5A7	5A8	5A10	5A13	5D14	5D9	5D5	5D1	12/CLK2	4D4	4D7	4D11	4D14	4A14	4A10	4A7	4A5	4A2	TMS	NC	NC							
4	NC	6A14	NC	TDO	5A0	5A3	5A6	V _{CC}	5A11	V _{CC}	5D12	5D7	5D2	V _{CC}	4D3	4D8	4D12	V _{CC}	4A11	V _{CC}	4A4	4A0	V _{CC}	3A15	3A13	3A12							
5	GND	6A12	6A13	V _{CC}	Pin Designations CLK = Clock GND = Ground I = Input I/O = Input/Output NC = No Connect V_{CC} = Supply Voltage TDI = Test Data In TCK = Test Clock TMS = Test Mode Select TDO = Test Data Out 7 D 15 Segment (0-7) Macrocell (0-15) PAL Block (A-D)	3A14	3A10	3A6	3A2	V _{CC}	3B3	3B7	3B11	3B14	2B11	2B7	2B3	V _{CC}	2A3	2A7	2A11	2A5	2A1	GND	2A15	V _{CC}	TCK	1A1	1A2	1A1	1A5	1A4	1A0
6	NC	6A9	6A10	6A15		3A14	3A10	3A6	3A2	V _{CC}	3B3	3B7	3B11	3B14	2B11	2B7	2B3	V _{CC}	2A3	2A7	2A11	2A5	2A1	GND	2A15	V _{CC}	TCK	1A1	1A2	1A1	1A5	1A4	1A0
7	GND	6A6	6A8	6A11		3A14	3A10	3A6	3A2	V _{CC}	3B3	3B7	3B11	3B14	2B11	2B7	2B3	V _{CC}	2A3	2A7	2A11	2A5	2A1	GND	2A15	V _{CC}	TCK	1A1	1A2	1A1	1A5	1A4	1A0
8	6A1	6A4	6A5	6A7		3A14	3A10	3A6	3A2	V _{CC}	3B3	3B7	3B11	3B14	2B11	2B7	2B3	V _{CC}	2A3	2A7	2A11	2A5	2A1	GND	2A15	V _{CC}	TCK	1A1	1A2	1A1	1A5	1A4	1A0
9	6B1	6A0	6A2	6A3		3A14	3A10	3A6	3A2	V _{CC}	3B3	3B7	3B11	3B14	2B11	2B7	2B3	V _{CC}	2A3	2A7	2A11	2A5	2A1	GND	2A15	V _{CC}	TCK	1A1	1A2	1A1	1A5	1A4	1A0
10	GND	6B2	6B0	V _{CC}		3A14	3A10	3A6	3A2	V _{CC}	3B3	3B7	3B11	3B14	2B11	2B7	2B3	V _{CC}	2A3	2A7	2A11	2A5	2A1	GND	2A15	V _{CC}	TCK	1A1	1A2	1A1	1A5	1A4	1A0
11	6B6	6B5	6B4	6B3		3A14	3A10	3A6	3A2	V _{CC}	3B3	3B7	3B11	3B14	2B11	2B7	2B3	V _{CC}	2A3	2A7	2A11	2A5	2A1	GND	2A15	V _{CC}	TCK	1A1	1A2	1A1	1A5	1A4	1A0
12	6B10	6B9	6B8	6B7		3A14	3A10	3A6	3A2	V _{CC}	3B3	3B7	3B11	3B14	2B11	2B7	2B3	V _{CC}	2A3	2A7	2A11	2A5	2A1	GND	2A15	V _{CC}	TCK	1A1	1A2	1A1	1A5	1A4	1A0
13	6B14	6B13	6B12	6B11		3A14	3A10	3A6	3A2	V _{CC}	3B3	3B7	3B11	3B14	2B11	2B7	2B3	V _{CC}	2A3	2A7	2A11	2A5	2A1	GND	2A15	V _{CC}	TCK	1A1	1A2	1A1	1A5	1A4	1A0
14	GND	7B15	6B15	V _{CC}		3A14	3A10	3A6	3A2	V _{CC}	3B3	3B7	3B11	3B14	2B11	2B7	2B3	V _{CC}	2A3	2A7	2A11	2A5	2A1	GND	2A15	V _{CC}	TCK	1A1	1A2	1A1	1A5	1A4	1A0
15	7B14	7B13	7B12	7B11		3A14	3A10	3A6	3A2	V _{CC}	3B3	3B7	3B11	3B14	2B11	2B7	2B3	V _{CC}	2A3	2A7	2A11	2A5	2A1	GND	2A15	V _{CC}	TCK	1A1	1A2	1A1	1A5	1A4	1A0
16	NC	7B10	7B9	7B8		3A14	3A10	3A6	3A2	V _{CC}	3B3	3B7	3B11	3B14	2B11	2B7	2B3	V _{CC}	2A3	2A7	2A11	2A5	2A1	GND	2A15	V _{CC}	TCK	1A1	1A2	1A1	1A5	1A4	1A0
17	7B7	7B6	7B5	7B4		3A14	3A10	3A6	3A2	V _{CC}	3B3	3B7	3B11	3B14	2B11	2B7	2B3	V _{CC}	2A3	2A7	2A11	2A5	2A1	GND	2A15	V _{CC}	TCK	1A1	1A2	1A1	1A5	1A4	1A0
18	GND	7B3	7B2	V _{CC}		3A14	3A10	3A6	3A2	V _{CC}	3B3	3B7	3B11	3B14	2B11	2B7	2B3	V _{CC}	2A3	2A7	2A11	2A5	2A1	GND	2A15	V _{CC}	TCK	1A1	1A2	1A1	1A5	1A4	1A0
19	7B1	7B0	7A1	7A4		3A14	3A10	3A6	3A2	V _{CC}	3B3	3B7	3B11	3B14	2B11	2B7	2B3	V _{CC}	2A3	2A7	2A11	2A5	2A1	GND	2A15	V _{CC}	TCK	1A1	1A2	1A1	1A5	1A4	1A0
20	7A0	7A2	7A3	7A8		3A14	3A10	3A6	3A2	V _{CC}	3B3	3B7	3B11	3B14	2B11	2B7	2B3	V _{CC}	2A3	2A7	2A11	2A5	2A1	GND	2A15	V _{CC}	TCK	1A1	1A2	1A1	1A5	1A4	1A0
21	7A5	7A6	7A7	7A12	3A14	3A10	3A6	3A2	V _{CC}	3B3	3B7	3B11	3B14	2B11	2B7	2B3	V _{CC}	2A3	2A7	2A11	2A5	2A1	GND	2A15	V _{CC}	TCK	1A1	1A2	1A1	1A5	1A4	1A0	
22	GND	7A9	7A11	7A15	3A14	3A10	3A6	3A2	V _{CC}	3B3	3B7	3B11	3B14	2B11	2B7	2B3	V _{CC}	2A3	2A7	2A11	2A5	2A1	GND	2A15	V _{CC}	TCK	1A1	1A2	1A1	1A5	1A4	1A0	
23	7A10	7A13	7A14	V _{CC}	3A14	3A10	3A6	3A2	V _{CC}	3B3	3B7	3B11	3B14	2B11	2B7	2B3	V _{CC}	2A3	2A7	2A11	2A5	2A1	GND	2A15	V _{CC}	TCK	1A1	1A2	1A1	1A5	1A4	1A0	
24	NC	NC	TDI	0A2	0A5	0A7	0A10	0A11	0D14	0D11	0D7	0D4	I ₀ /CLK ₀	1D1	1D5	1D9	1D14	1A13	1A10	1A8	1A7	1A4	1A1	1A2	1A1	1A5	1A4	1A1	1A5	1A4	1A0		
25	GND	GND	0A1	0A3	0A8	0A9	0A12	0A15	0D13	0D10	0D6	0D2	0D0	1D0	1D4	1D8	1D10	1D13	1A15	1A14	1A9	1A5	1A2	1A1	1A5	1A4	1A1	1A5	1A4	1A0	1A0		
26	NC	NC	GND	0A6	NC	GND	0A13	0D15	GND	0D9	0D5	0D1	GND	I ₁ /CLK ₁	1D3	1D6	GND	1D11	1D15	GND	1A12	NC	GND	NC	NC	NC	NC	NC	NC	NC	NC		

20446G-031

Pin Designations

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- V_{CC} = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out



20446G-031

Select devices have been discontinued.
See Ordering Information section for product status.