



Welcome to [E-XFL.COM](#)

## Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

## Applications of Embedded - CPLDs

### Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	15 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	256
Number of Gates	-
Number of I/O	68
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (14x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/m5lv-256-68-15yi">https://www.e-xfl.com/product-detail/lattice-semiconductor/m5lv-256-68-15yi</a>

**Select devices have been discontinued.  
See Ordering Information section for product status.**

**Table 1. MACH 5 Device Features<sup>1</sup>**

Feature	M5-128/1 M5LV-128		M5-192/1		M5-256/1 M5LV-256		M5-320 M5LV-320		M5-384 M5LV-384		M5-512 M5LV-512	
Supply Voltage (V)	5	3.3	5	5	3.3	5	3.3	5	3.3	5	3.3	
Macrocells	128	128	192	256	256	320	320	384	384	512	512	
Maximum User I/O Pins	120	120	120	160	160	192	160	160	160	256	256	
t <sub>PD</sub> (ns)	5.5	5.5	5.5	5.5	5.5	6.5	6.5	6.5	6.5	6.5	6.5	
t <sub>SS</sub> (ns)	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	
t <sub>COS</sub> (ns)	4.5	4.5	4.5	4.5	4.5	5.0	5.0	5.0	5.0	5.0	5.0	
f <sub>CNT</sub> (MHz)	182	182	182	182	182	167	167	167	167	167	167	
Typical Static Power (mA)	35	35	45	55	55	70	70	75	75	100	100	
IEEE 1149.1 Boundary Scan Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	
PCI-Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	

**Note:**

1. "M5-xxxx" is for 5-V devices. "M5LV-xxxx" is for 3.3-V devices.

## GENERAL DESCRIPTION

The MACH® 5 family consists of a broad range of high-density and high-I/O Complex Programmable Logic Devices (CPLDs). The fifth-generation MACH architecture yields fast speeds at high CPLD densities, low power, and supports additional features such as in-system programmability, Boundary Scan testability, and advanced clocking options (Table 1). The MACH 5 family offers 5-V (M5-xxx) and 3.3-V (M5LV-xxx) operation.


Manufactured in state-of-the-art ISO 9000 qualified fabrication facilities on E<sup>2</sup>CMOS process technologies, MACH 5 devices are available with pin-to-pin delays as fast as 5.5 ns (Table 2). The 5.5, 6.5, 7.5, 10, and 12-ns devices are compliant with the *PCI Local Bus Specification*.

## Macrocells

The macrocells for MACH 5 devices consist of a storage element which can be configured for combinatorial, registered or latched operation (Figure 3). The D-type flip-flops can be configured as T-type, J-K, or S-R operation through the use of the XOR gate associated with each macrocell.

Each PAL block has the capability to provide two input registers by using macrocells 0 and 15. In order to use this option, these macrocells must be accessed via the I/O pins associated with macrocells 3 and 12, respectively. Once the macrocell is used as an input register, it cannot be used for logic, so its clusters can be re-directed through the logic allocator to another macrocell. The

I/O pins associated with macrocells 0 and 15 can still be used as input pins. Although the I/O pins for macrocells 3 and 12 are used to connect to the input registers, these macrocells can still be used as “buried” macrocells to drive device logic via the matrix.



20446G-003

**Figure 3. Macrocell Diagram**

## Control Generator

The control generator provides four configurable clock lines and three configurable set/reset lines to each macrocell in a PAL block. Any of the four clock lines and any of the three set/reset lines can be independently selected by any flip-flop within a block. The clock lines can be configured to provide synchronous global (pin) clocks and asynchronous product term clocks, sum term clocks, and latch enables (Figure 4). Three of the four global clocks, as well as two product-term clocks and one sum-term clock, are available per PAL block. Positive or negative edge clocking is available as well as advanced clocking features such as **complementary** and **biphase** clocking. Complementary clocking provides two clock lines exactly 180 degrees out of phase, and is useful in applications such as fast data paths. A biphase clock line clocks flip-flops on both the positive and negative edges of the clock. The configuration options for the four clock lines per PAL block are as follows:

### Clock Line 0 Options

- ◆ Global clock (0, 1, 2, or 3) with positive or negative edge clock enable
- ◆ Product-term clock ( $A^*B^*C$ )
- ◆ Sum-term clock ( $A+B+C$ )

### Clock Line 1 Options

- ◆ Global clock (0, 1, 2, or 3) with positive edge clock enable
- ◆ Global clock (0, 1, 2, or 3) with negative edge clock enable


- ◆ Global clock (0, 1, 2, or 3) with positive and negative edge clock enable (biphase)

### Clock Line 2 Options

- ◆ Global clock (0, 1, 2, or 3) with clock enable


### Clock Line 3 Options

- ◆ Complement of clock line 2 (same clock enable)
- ◆ Product-term clock (if clock line 2 does not use clock enable)



20446G-004

**Figure 4. Clock Generator**



20446G-005

**Figure 5. Set/Reset Generator**


The set/reset generation portion of the control generator (Figure 5) creates three set/reset lines for the PAL block. Each macrocell can choose one of these three lines or choose no set/reset at all. All three lines can be configured for product term set/reset and two of the three lines can be configured as sum term set/reset and one of the lines can be configured as product-term or sum-term latch enable. While the set/reset signals are generated in the control generator, whether that signal sets or resets a flip-flop is determined within the individual macrocell. The same signal can set one flip-flop and reset another. PT2 or /PT2 can also be used as a latch enable for macrocells configured as latches.

Select devices have been discontinued.  
See Ordering Information section for product status.

Select devices have been discontinued.  
See Ordering Information section for product status.

## OE Generator

There is one output enable (OE) generator per PAL block that generates two product-term driven output enables. Each I/O cell is simply an output buffer. Each I/O cell within the PAL block can choose to be permanently enabled, permanently disabled, or choose one of the two product term output enables per PAL block (Figure 6).



20446G-006

Figure 6. Output Enable Generator and I/O Cell

## MACH 5 TIMING MODEL

The primary focus of the MACH 5 timing model is to accurately represent the timing in a MACH 5 device, and at the same time, be easy to understand. This model accurately describes all combinatorial and registered paths through the device, making a distinction between **internal feedback** and **external feedback**. A signal uses internal feedback when it is fed back into the switch matrix or block without having to go through the output buffer. The input register specifications are also reported as internal feedback. When a signal is fed back into the switch matrix after having gone through the output buffer, it is using external feedback.

The parameter,  $t_{BUF}$  is defined as the time it takes to go through the output buffer to the I/O pad. If a signal goes to the internal feedback rather than to the I/O pad, the parameter designator is followed by an “i”. By adding  $t_{BUF}$  to this internal parameter, the external parameter is derived. For example,  $t_{PD} = t_{PDI} + t_{BUF}$ . A diagram representing the modularized MACH 5 timing model is shown in Figure 7. Refer to the Technical Note entitled *MACH 5 Timing and High Speed Design* for a more detailed discussion about the timing parameters.




Figure 7. MACH 5 Timing Model

20446G-014


**Select devices have been discontinued.  
See Ordering Information section for product status.**

Select devices have been discontinued.  
See Ordering Information section for product status.

## SECURITY BIT

A programmable security bit is provided on the MACH 5 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

## MACH 5 PAL BLOCK




**Select devices have been discontinued.  
See Ordering Information section for product status.**


Select devices have been discontinued.  
See Ordering Information section for product status.

## BLOCK DIAGRAM — M5(LV)-128/XXX

### SEGMENT 0



**SEGMENT INTERCONNECT**




**SEGMENT 1**


20446G-007

## BLOCK DIAGRAM — M5(LV)-512/XXX

**SEGMENT 5**



**SEGMENT 6**





**INTERCONNECT**

**Continued**

**SEGMENT 4**

**SEGMENT 3**



**Select devices have been discontinued.  
See Ordering Information section for product status.**

Select devices have been discontinued.  
See Ordering Information section for product status.

## ABSOLUTE MAXIMUM RATINGS

### M5

Storage Temperature.....	-65°C to +150°C
Device Junction Temperature (Note 1).....	+130°C or +150°C
Supply Voltage with Respect to Ground .....	-0.5 V to +7.0 V
DC Input Voltage .....	-0.5 V to 5.5 V
Static Discharge Voltage.....	2000 V
Latchup Current (-40°C to +85°C) .....	200 mA
<i>Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.</i>	

## OPERATING RANGES

### Commercial (C) Devices

Ambient Temperature ( $T_A$ )	
Operating in Free Air.....	0°C to +70°C
Supply Voltage ( $V_{CC}$ ) with Respect to Ground.....	+4.75 V to +5.25 V

### Industrial (I) Devices

Ambient Temperature ( $T_A$ )	
Operating in Free Air.....	-40°C to +85°C
Supply Voltage ( $V_{CC}$ ) with Respect to Ground.....	+4.5 V to +5.5 V
<i>Operating ranges define those limits between which the functionality of the device is guaranteed.</i>	

## 5-V DC CHARACTERISTICS OVER OPERATING RANGES

Parameter Symbol	Parameter Description	Test Description	Min	Typ	Max	Unit
$V_{OH}$	Output HIGH Voltage (For M5-128/1, M5-192/1, M5-256/1, M5-320, M5-384, M5-512 Devices)	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}, V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
		$I_{OH} = -100 \mu\text{A}, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL}$		3.3	3.6	V
	Output HIGH Voltage (For M5-128, M5-192, M5-256 Devices)	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}, V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
		$I_{OH} = -2.5 \text{ mA}, V_{CC} = 5.25 \text{ V}, V_{IN} = V_{IH} \text{ or } V_{IL}$			3.6	V
$V_{OL}$	Output LOW Voltage (Note 2)	$I_{OL} = +16 \text{ mA}, V_{CC} = \text{Min}, V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	V
$V_{IH}$	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0			V
$V_{IL}$	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)			0.8	V
$I_{IH}$	Input HIGH Leakage Current	$V_{IN} = 5.25, V_{CC} = \text{Max}$ (Note 4)			10	$\mu\text{A}$
$I_{IL}$	Input LOW Leakage Current	$V_{IN} = 0, V_{CC} = \text{Max}$ (Note 4)			-10	$\mu\text{A}$
$I_{OZH}$	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 4)			10	$\mu\text{A}$
$I_{OZL}$	Off-State Output Leakage Current LOW	$V_{OUT} = 0, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 4)			-10	$\mu\text{A}$
$I_{SC}$	Output Short-Circuit Current	$V_{OUT} = 0.5 \text{ V}, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 5)	-30		-180	mA

#### Note:

- 150° for M5-128, M5-192 and M5-256 devices. 130° for M5-128/1, M5-192/1, M5-256/1, M5-320, M5-384 and M5-512 devices.
- Total  $I_{OL}$  between ground pins should not exceed 64 mA.
- These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
- I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  or  $I_{IH}$  and  $I_{OZH}$ .
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.

**Select devices have been discontinued.**  
**See Ordering Information section for product status.**

## ABSOLUTE MAXIMUM RATINGS

### M5LV

Storage Temperature.....	-65°C to +150°C
Device Junction Temperature.....	+130°C
Supply Voltage with Respect to Ground .....	-0.5 V to +4.5 V
DC Input Voltage .....	-0.5 V to 5.5 V
Static Discharge Voltage.....	2000 V
Latchup Current (-40°C to +85°C) .....	200 mA

*Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.*

## OPERATING RANGES

### Commercial (C) Devices

Ambient Temperature ( $T_A$ )	
Operating in Free Air.....	0°C to +70°C
Supply Voltage ( $V_{CC}$ ) with Respect to Ground.....	+3.0 V to +3.6 V

### Industrial (I) Devices

Ambient Temperature ( $T_A$ )	
Operating in Free Air.....	-40°C to +85°C
Supply Voltage ( $V_{CC}$ ) with Respect to Ground.....	+3.0 V to +3.6 V
<i>Operating ranges define those limits between which the functionality of the device is guaranteed.</i>	

## 3.3-V DC CHARACTERISTICS OVER OPERATING RANGES

Parameter Symbol	Parameter Description	Test Description		Min	Max	Unit
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -100 \mu\text{A}$	$V_{CC} = -0.2$		V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = 3.2 \text{ mA}$	2.4		V
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 100 \mu\text{A}$		0.2	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 16 \text{ mA } (\text{Note 1})$		0.5	V
$V_{IH}$	Input HIGH Voltage	$V_{OUT} \geq V_{OH} \text{ Min or } V_{OUT} \leq V_{OL} \text{ Max } (\text{Note 2})$		2.0	5.5	V
$V_{IL}$	Input LOW Voltage	$V_{OUT} \geq V_{OH} \text{ Min or } V_{OUT} \leq V_{OL} \text{ Max } (\text{Note 2})$		-0.3	0.8	V
$I_{IH}$	Input HIGH Leakage Current	$V_{IN} = 3.6, V_{CC} = \text{Max } (\text{Note 3})$			10	$\mu\text{A}$
$I_{IL}$	Input LOW Leakage Current	$V_{IN} = 0, V_{CC} = \text{Max } (\text{Note 3})$			-10	$\mu\text{A}$
$I_{OZH}$	Off-State Output Leakage Current HIGH	$V_{OUT} = 3.6, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			10	$\mu\text{A}$
$I_{OZL}$	Off-State Output Leakage Current LOW	$V_{OUT} = 0, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			-10	$\mu\text{A}$
$I_{SC}$	Output Short-Circuit Current	$V_{OUT} = 0.5 V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 4)}$		-15	-160	mA

#### Notes:

1. Total  $I_{OL}$  between ground pins should not exceed 64 mA.
2. These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
3. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  or  $I_{IH}$  and  $I_{OZH}$ .
4. Not more than one output should be shorted at one time. Duration of the short-circuit should not exceed one second.

Select devices have been discontinued.  
See Ordering Information section for product status.

## M5(LV) TIMING PARAMETERS OVER OPERATING RANGES<sup>1</sup>

	-5		-6		-7		-10		-12		-15		-20		Unit		
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
<b>Combinatorial Delay:</b>																	
t <sub>PDI</sub>	Internal combinatorial propagation delay		3.5		4.5		5.5		8.0		10.0		13.0		18.0	ns	
t <sub>PD</sub>	Combinatorial propagation delay		5.5		6.5		7.5		10.0		12.0		15.0		20.0	ns	
<b>Registered Delays:</b>																	
t <sub>SS</sub>	Synchronous clock setup time	3.0		3.0		4.0		5.0		6.0		8.0		10.0		ns	
t <sub>SA</sub>	Asynchronous clock setup time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns	
t <sub>HS</sub>	Synchronous clock hold time	0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns	
t <sub>HA</sub>	Asynchronous clock hold time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns	
t <sub>COSI</sub>	Synchronous clock to internal output		2.5		3.0		4.0		5.0		6.0		8.0		10.0		ns
t <sub>COS</sub>	Synchronous clock to output		4.5		5.0		6.0		7.0		8.0		10.0		12.0		ns
t <sub>COAi</sub>	Asynchronous clock to internal output		6.0		6.0		8.0		10.0		13.0		15.0		18.0		ns
t <sub>COA</sub>	Asynchronous clock to output		8.0		8.0		10.0		12.0		15.0		17.0		20.0		ns
<b>Latched Delays:</b>																	
t <sub>SAL</sub>	Latch setup time	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns	
t <sub>HAL</sub>	Latch hold time	3.0		3.0		4.0		5.0		6.0		7.0		8.0		ns	
t <sub>PDLi</sub>	Transparent latch internal		6.0		7.0		7.0		8.0		9.0		10.0		10.0		ns
t <sub>PDL</sub>	Propagation delay through transparent latch		8.0		9.0		9.0		10.0		11.0		12.0		12.0		ns
t <sub>GOAi</sub>	Gate to internal output		7.0		8.0		8.0		9.0		10.0		11.0		12.0		ns
t <sub>GOA</sub>	Gate to output		9.0		10.0		10.0		11.0		12.0		13.0		14.0		ns
<b>Input Register Delays:</b>																	
t <sub>SIRS</sub>	Input register setup time using a synchronous clock	2.0		2.0		2.0		3.0		3.0		3.0		3.0		ns	
t <sub>SIRA</sub>	Input register setup time using an asynchronous clock	0.0		0.0		0.0		0.0		0.0		0.0		0.0		ns	
t <sub>HIRS</sub>	Input register hold time using a synchronous clock	3.0		3.0		3.0		4.0		4.0		4.0		4.0		ns	
t <sub>HIRA</sub>	Input register hold time using an asynchronous clock	6.0		6.0		6.0		7.0		7.0		7.0		7.0		ns	
<b>Input Latch Delays:</b>																	
t <sub>SIL</sub>	Input latch setup time	2.0		2.0		2.0		3.0		3.0		3.0		3.0		ns	
t <sub>HIL</sub>	Input latch hold time	6.0		6.0		6.0		7.0		7.0		7.0		7.0		ns	
t <sub>PDILI</sub>	Transparent input latch		5.0		5.0		5.5		6.0		6.0		6.0		6.0		ns
<b>Output Delays:</b>																	
t <sub>BUF</sub>	Output buffer delay		2.0		2.0		2.0		2.0		2.0		2.0		2.0		ns
t <sub>SLW</sub>	Slow slew rate delay		2.5		2.5		2.5		2.5		2.5		2.5		2.5		ns
t <sub>EA</sub>	Output enable time		7.5		7.5		9.5		10.0		12.0		15.0		20.0		ns
t <sub>ER</sub>	Output disable time		7.5		7.5		9.5		10.0		12.0		15.0		20.0		ns

**Select devices have been discontinued.  
See Ordering Information section for product status.**

## M5(LV) TIMING PARAMETERS OVER OPERATING RANGES<sup>1</sup> (CONTINUED)

	-5		-6		-7		-10		-12		-15		-20		Unit	
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
<b>Power Delays:</b>																
t <sub>PL1</sub>	Power level 1 delay (Note 2)		4.0 (5.0)		4.0		4.0 (5.0)		4.0 (5.0)		4.0 (5.0)		4.0 (5.0)		4.0 (5.0)	ns
t <sub>PL2</sub>	Power level 2 delay (Note 2)		6.0 (9.0)		6.0		6.0 (9.0)		6.0 (9.0)		6.0 (9.0)		6.0 (9.0)		6.0 (9.0)	ns
t <sub>PL3</sub>	Power level 3 delay (Note 2)		9.0 (17.5)		9.0		9.0 (17.5)		9.0 (17.5)		9.0 (17.5)		9.0 (17.5)		9.0 (17.5)	ns
<b>Additional Cluster Delay:</b>																
t <sub>PT</sub>	Product term cluster delay		0.3		0.3		0.3		0.3		0.3		0.3		0.3	ns
<b>Interconnect Delays:</b>																
t <sub>BLK</sub>	Block interconnect delay		1.5		1.5		1.5		2.0		2.0		2.0		2.0	ns
t <sub>SEG</sub>	Segment interconnect delay		4.5		4.5		5.0		6.0		6.0		6.0		6.0	ns
<b>Reset and Preset Delays:</b>																
t <sub>SRI</sub>	Asynchronous reset or preset to internal register output		6.0		8.0		8.0		10.0		12.0		14.0		16.0	ns
t <sub>SR</sub>	Asynchronous reset or preset to register output		8.0		10.0		10.0		12.0		14.0		16.0		18.0	ns
t <sub>SRR</sub>	Reset and set register recovery time	5.5		7.5		7.5		8.0		9.0		10.0		11.0		ns
t <sub>SRW</sub>	Asynchronous reset or preset width	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
<b>Clock Enable Delays:</b>																
t <sub>CES</sub>	Clock enable setup time	4.0		5.0		5.0		6.0		7.0		7.0		8.0		ns
t <sub>CEH</sub>	Clock enable hold time	3.0		4.0		4.0		5.0		6.0		6.0		7.0		ns
<b>Width:</b>																
t <sub>WLS</sub>	Global clock width low (Note 3)	2.5		3.0		3.0		4.0		5.0		6.0		6.0		ns
t <sub>WHS</sub>	Global clock width high (Note 3)	2.5		3.0		3.0		4.0		5.0		6.0		6.0		ns
t <sub>WLA</sub>	Product term clock width low	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t <sub>WHA</sub>	Product term clock width high	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t <sub>GWA</sub>	Gate width low (for low transparent) or high (for high transparent)	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t <sub>WIR</sub>	Input register clock width low or high	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns

## M5(LV) TIMING PARAMETERS OVER OPERATING RANGES<sup>1</sup> (CONTINUED)

	-5		-6		-7		-10		-12		-15		-20		Unit	
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
<b>Frequency:</b>																
$f_{MAX}$	External feedback, PAL block level. Min of $1/(t_{WLS} + t_{WHS})$ or $1/(t_{SS} + t_{COS})$	133		125		100		83.3		71.4		55.6		45.5		MHz
	Internal feedback, PAL block level. Min of $1/(t_{WLS} + t_{WHS})$ or $1/(t_{SS} + t_{COSi})$	182		167		125		100		83.3		62.5		50.0		MHz
	No feedback PAL block level. Min of $1/(t_{WLS} + t_{WHS})$ or $1/(t_{SS} + t_{HS})$	200		167		167		125		100		83.3		83.3		MHz
$f_{MAXA}$	External feedback, PAL block level. Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SA} + t_{COA})$	91		91		71.4		58.8		47.6		41.7		35.7		MHz
	Internal feedback, PAL block level. Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SA} + t_{COAi})$	111		111		83.3		66.7		52.6		45.5		38.5		MHz
	No feedback, PAL block level. Min of $1/(t_{WLA} + t_{WHA})$ or $1/(t_{SA} + t_{HA})$	167		125		125		100		83.3		71.4		62.5		MHz
$f_{MAXI}$	Maximum input register frequency $1/(t_{SIRS} + t_{HIRS})$ or $1/(2 \times t_{WICW})$	167		125		125		100		83.3		71.4		62.5		MHz

**Notes:**

1. See "MACH Switching Test Circuits" documentation on the Lattice Data Book CD-ROM or Lattice web site.
2. Numbers in parentheses are for M5-128, M5-192, M5-256.
3. If a signal is used as both a clock and a logic array input, then the maximum input frequency applies ( $f_{MAX}/2$ ).

Select devices have been discontinued.  
See Ordering Information section for product status.

Select devices have been discontinued.  
See Ordering Information section for product status.

## CAPACITANCE<sup>1</sup>

Parameter Symbol	Parameter Description	Test conditions		Typ	Unit
$C_{IN}$	I/CLK pin	$V_{IN} = 2.0\text{ V}$	$3.3\text{ V or }5\text{ V}, 25^\circ\text{ C}, 1\text{ MHz}$	12	pF
$C_{I/O}$	I/O pin	$V_{OUT} = 2.0\text{ V}$	$3.3\text{ V or }5\text{ V}, 25^\circ\text{ C}, 1\text{ MHz}$	10	pF

1. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where these parameters may be affected.

## $I_{CC}$ vs. FREQUENCY

These curves represent the typical power consumption for a particular device at system frequency. The selected “typical” pattern is a 16-bit up-down counter. This pattern fills the device and exercises every macrocell. Maximum frequency shown uses internal feedback and a D-type register. Power/Speed are optimized to obtain the highest counter frequency and the lowest power. The highest frequency (LSBs) is placed in common PAL blocks, which are set to high power. The lowest frequency signals (MSBs) are placed in a common PAL block and set to lowest power. For a more detailed discussion about MACH 5 power consumption, refer to the application note entitled *MACH 5 Power* in the Application Notes section on the Lattice Data Book CD-ROM or Lattice web site.

## $I_{CC}$ CURVES AT HIGH /LOW POWER MODES





Figure 8.  $I_{CC}$  Curves at High/Low Power Modes

20446G-048



**Figure 9.  $I_{CC}$  Curves at High/Low Power Modes**


Select devices have been discontinued.  
See Ordering Information section for product status.

**Select devices have been discontinued.  
See Ordering Information section for product status.**

## 100-PIN PQFP CONNECTION DIAGRAM

### Top View

100-Pin PQFP (68 I/O)




\*Package obsolete, contact factory.

20446G-016

### Pin Designations

CLK	= Clock	V <sub>CC</sub>	= Supply Voltage
GND	= Ground	TDI	= Test Data In
I	= Input	TCK	= Test Clock
I/O	= Input/Output	TMS	= Test Mode Select
NC	= No Connect	TDO	= Test Data Out




**Select devices have been discontinued.**  
**See Ordering Information section for product status.**

## 100-PIN TQFP CONNECTION DIAGRAM – 74 I/O

### Top View

100-Pin TQFP (74 I/O)




20446G-018

### Pin Designations

CLK	= Clock
GND	= Ground
I	= Input
I/O	= Input/Output
NC	= No Connect


V <sub>CC</sub>	= Supply Voltage
TDI	= Test Data In
TCK	= Test Clock
TMS	= Test Mode Select
TDO	= Test Data Out



## 208-PIN PQFP CONNECTION DIAGRAM

### Top View


208-Pin PQFP (256 Macrocells)



20446G-023

### Pin Designations

CLK	= Clock	V <sub>CC</sub>	= Supply Voltage
GND	= Ground	TDI	= Test Data In
I	= Input	TCK	= Test Clock
I/O	= Input/Output	TMS	= Test Mode Select
NC	= No Connect	TDO	= Test Data Out



Select devices have been discontinued.  
See Ordering Information section for product status.


## 352-BALL BGA CONNECTION DIAGRAM — M5-512, M5LV-512

Bottom View (Macrocell Association)

	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		
A	NC	GND	NC	7A10	GND	7A5	7A0	7B1	GND	7B7	NC	7B14	GND	6B14	6B10	6B6	GND	6B1	6A1	GND	NC	GND	NC	GND	NC	NC	NC	AC
B	NC	GND	NC	7A13	7A9	7A6	7A2	7B0	7B3	7B6	7B10	7B13	7B15	6B13	6B9	6B5	6B2	6A0	6A4	6A6	6A9	6A12	6A14	GND	NC	NC	NC	B
C	GND	0A1	TDI	7A14	7A11	7A7	7A3	7A1	7B2	7B5	7B9	7B12	6B15	6B12	6B8	6B4	6B0	6A2	6A5	6A8	6A10	6A13	NC	NC	NC	NC	NC	C
D	0A6	0A3	0A2	V <sub>CC</sub>	7A15	7A12	7A8	7A4	V <sub>CC</sub>	7B4	7B8	7B11	V <sub>CC</sub>	6B11	6B7	6B3	V <sub>CC</sub>	6A3	6A7	6A11	6A15	V <sub>CC</sub>	TDO	5A1	5A2	GND	D	
E	NC	0A8	0A5	0A0																			5A0	5A4	5A5	NC	E	
F	GND	0A9	0A7	0A4																			5A3	5A7	5A9	5A12	F	
G	0A13	0A12	0A10	V <sub>CC</sub>																			5A6	5A8	5A14	GND	G	
H	0D15	0A15	0A14	0A11																			V <sub>CC</sub>	5A10	5A15	5D15	H	
J	GND	0D13	0D14	V <sub>CC</sub>																			5A11	5A13	5D13	5D11	J	
K	0D9	0D10	0D11	0D12																			V <sub>CC</sub>	5D14	5D10	GND	K	
L	0D5	0D6	0D7	0D8																			5D12	5D9	5D8	5D6	L	
M	0D1	0D2	0D4	0D3																			5D7	5D5	5D4	5D3	M	
N	GND	0D0	I <sub>O</sub> CLK0	V <sub>CC</sub>																			5D2	5D1	5D0	I <sub>3</sub> CLK3	N	
P	I <sub>1</sub> CLK1	1D0	1D1	1D2																			V <sub>CC</sub>	I <sub>2</sub> CLK2	4D0	GND	P	
R	1D3	1D4	1D5	1D7																			4D3	4D4	4D2	4D1	R	
T	1D6	1D8	1D9	1D12																			4D8	4D7	4D6	4D5	T	
U	GND	1D10	1D14	V <sub>CC</sub>																			4D12	4D11	4D10	4D9	U	
V	1D11	1D13	1A13	1A11																			V <sub>CC</sub>	4D14	4D13	GND	V	
W	1D15	1A15	1A10	V <sub>CC</sub>																			4A11	4A14	4A15	4D15	W	
Y	GND	1A14	1A8	1A6																			V <sub>CC</sub>	4A10	4A12	4A13	Y	
AA	1A12	1A9	1A7	1A3																			4A4	4A7	4A9	GND	AA	
AB	NC	1A5	1A4	1A0																			4A0	4A5	4A8	NC	AB	
AC	GND	1A2	1A1	TCK	V <sub>CC</sub>	2A15	2A11	2A7	2A3	V <sub>CC</sub>	2B3	2B7	2B11	V <sub>CC</sub>	3B3	3B7	3B3	V <sub>CC</sub>	3A2	3A6	3A10	3A14	V <sub>CC</sub>	4A2	4A3	4A6	AC	
AD	NC	NC	NC	2A13	2A10	2A8	2A5	2A2	2B0	2B4	2B8	2B12	2B15	3B12	3B8	3B4	3B1	3A1	3A4	3A8	3A11	3A15	TMS	4A1	GND	AD		
AE	NC	NC	GND	2A14	2A12	2A9	2A6	2A4	2A0	2B2	2B5	2B9	2B13	3B15	3B9	3B5	3B2	3B0	3A3	3A7	3A9	3A13	NC	GND	NC	AE		
AF	NC	NC	GND	NC	GND	NC	GND	2A1	2B1	GND	2B6	2B10	2B14	GND	3B14	3B10	3B6	GND	NC	3A0	3A5	GND	3A12	NC	GND	NC	AF	
	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		

### Pin Designations

CLK	= Clock
GND	= Ground
I	= Input
I/O	= Input/Output
NC	= No Connect
V <sub>CC</sub>	= Supply Voltage
TDI	= Test Data In
TCK	= Test Clock
TMS	= Test Mode Select
TDO	= Test Data Out



20446G-031

**Select devices have been discontinued.**  
See Ordering Information section for product status.