




Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

## Applications of Embedded - CPLDs

### Details

|                                 |                                                                                                                                                                         |
|---------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Obsolete                                                                                                                                                                |
| Programmable Type               | In System Programmable                                                                                                                                                  |
| Delay Time tpd(1) Max           | 15 ns                                                                                                                                                                   |
| Voltage Supply - Internal       | 3V ~ 3.6V                                                                                                                                                               |
| Number of Logic Elements/Blocks | -                                                                                                                                                                       |
| Number of Macrocells            | 320                                                                                                                                                                     |
| Number of Gates                 | -                                                                                                                                                                       |
| Number of I/O                   | 120                                                                                                                                                                     |
| Operating Temperature           | 0°C ~ 70°C (TA)                                                                                                                                                         |
| Mounting Type                   | Surface Mount                                                                                                                                                           |
| Package / Case                  | 160-BQFP                                                                                                                                                                |
| Supplier Device Package         | 160-PQFP (28x28)                                                                                                                                                        |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/m5lv-320-120-15yc">https://www.e-xfl.com/product-detail/lattice-semiconductor/m5lv-320-120-15yc</a> |



Table 1. MACH 5 Device Features <sup>1</sup>

| Feature                             | M5-128/1<br>M5LV-128 |     | M5-192/1 | M5-256/1<br>M5LV-256 |     | M5-320<br>M5LV-320 |     | M5-384<br>M5LV-384 |     | M5-512<br>M5LV-512 |     |
|-------------------------------------|----------------------|-----|----------|----------------------|-----|--------------------|-----|--------------------|-----|--------------------|-----|
| Supply Voltage (V)                  | 5                    | 3.3 | 5        | 5                    | 3.3 | 5                  | 3.3 | 5                  | 3.3 | 5                  | 3.3 |
| Macrocells                          | 128                  | 128 | 192      | 256                  | 256 | 320                | 320 | 384                | 384 | 512                | 512 |
| Maximum User I/O Pins               | 120                  | 120 | 120      | 160                  | 160 | 192                | 160 | 160                | 160 | 256                | 256 |
| t <sub>PD</sub> (ns)                | 5.5                  | 5.5 | 5.5      | 5.5                  | 5.5 | 6.5                | 6.5 | 6.5                | 6.5 | 6.5                | 6.5 |
| t <sub>SS</sub> (ns)                | 3.0                  | 3.0 | 3.0      | 3.0                  | 3.0 | 3.0                | 3.0 | 3.0                | 3.0 | 3.0                | 3.0 |
| t <sub>COS</sub> (ns)               | 4.5                  | 4.5 | 4.5      | 4.5                  | 4.5 | 5.0                | 5.0 | 5.0                | 5.0 | 5.0                | 5.0 |
| f <sub>CNT</sub> (MHz)              | 182                  | 182 | 182      | 182                  | 182 | 167                | 167 | 167                | 167 | 167                | 167 |
| Typical Static Power (mA)           | 35                   | 35  | 45       | 55                   | 55  | 70                 | 70  | 75                 | 75  | 100                | 100 |
| IEEE 1149.1 Boundary Scan Compliant | Yes                  | Yes | Yes      | Yes                  | Yes | Yes                | Yes | Yes                | Yes | Yes                | Yes |
| PCI-Compliant                       | Yes                  | Yes | Yes      | Yes                  | Yes | Yes                | Yes | Yes                | Yes | Yes                | Yes |

**Note:**


1. "M5-xxx" is for 5-V devices. "M5LV-xxx" is for 3.3-V devices.

## GENERAL DESCRIPTION

The MACH<sup>®</sup> 5 family consists of a broad range of high-density and high-I/O Complex Programmable Logic Devices (CPLDs). The fifth-generation MACH architecture yields fast speeds at high CPLD densities, low power, and supports additional features such as in-system programmability, Boundary Scan testability, and advanced clocking options (Table 1). The MACH 5 family offers 5-V (M5-xxx) and 3.3-V (M5LV-xxx) operation.

Manufactured in state-of-the-art ISO 9000 qualified fabrication facilities on E<sup>2</sup>CMOS process technologies, MACH 5 devices are available with pin-to-pin delays as fast as 5.5 ns (Table 2). The 5.5, 6.5, 7.5, 10, and 12-ns devices are compliant with the *PCI Local Bus Specification*.

Select devices have been discontinued.  
See Ordering Information section for product status.



20446G-002

**Figure 2. PAL Block Structure**

## Product-Term Array and Logic Allocator

The product-term array uses the same sum-of-products architecture as PAL devices and consists of 32 inputs (plus their complements) and 64 product terms arranged in 16 **clusters**. A cluster is a sum-of-products function with either 3 or 4 product terms.

**Logic allocators** assign the clusters to macrocells. Each macrocell can accept up to eight clusters of three or four product terms, but a given cluster can only be steered to one macrocell (Table 4). If only three product terms in a cluster are steered, the fourth can be used as an input to an XOR gate for separate logic generation and/or polarity control.

The **wide logic allocator** is comprised of all 16 of the individual logic allocators and acts as an output switch matrix by reassigning logic to macrocells to retain pinout as designs change. The logic allocation scheme in the MACH 5 device allows for the implementation of large equations (up to 32 product terms) with only one pass through the logic array.

**Table 4. Product Term Steering Options for PT Clusters and Macrocells**

| Macrocell      | Available Clusters                                                                                                                     | Macrocell       | Available Clusters                                                                                                                          |
|----------------|----------------------------------------------------------------------------------------------------------------------------------------|-----------------|---------------------------------------------------------------------------------------------------------------------------------------------|
| M <sub>0</sub> | C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub>                                                     | M <sub>8</sub>  | C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub> , C <sub>12</sub>    |
| M <sub>1</sub> | C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub>                                    | M <sub>9</sub>  | C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub> , C <sub>12</sub> , C <sub>13</sub>   |
| M <sub>2</sub> | C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub>                   | M <sub>10</sub> | C <sub>7</sub> , C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub> , C <sub>12</sub> , C <sub>13</sub> , C <sub>14</sub>  |
| M <sub>3</sub> | C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub>  | M <sub>11</sub> | C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub> , C <sub>12</sub> , C <sub>13</sub> , C <sub>14</sub> , C <sub>15</sub> |
| M <sub>4</sub> | C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub>  | M <sub>12</sub> | C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub> , C <sub>12</sub> , C <sub>13</sub> , C <sub>14</sub> , C <sub>15</sub> |
| M <sub>5</sub> | C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub>  | M <sub>13</sub> | C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub> , C <sub>12</sub> , C <sub>13</sub> , C <sub>14</sub> , C <sub>15</sub>                  |
| M <sub>6</sub> | C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub> , C <sub>9</sub>  | M <sub>14</sub> | C <sub>10</sub> , C <sub>11</sub> , C <sub>12</sub> , C <sub>13</sub> , C <sub>14</sub> , C <sub>15</sub>                                   |
| M <sub>7</sub> | C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub> | M <sub>15</sub> | C <sub>11</sub> , C <sub>12</sub> , C <sub>13</sub> , C <sub>14</sub> , C <sub>15</sub>                                                     |


Select devices have been discontinued.  
See Ordering Information section for product status.

## Macrocells

The macrocells for MACH 5 devices consist of a storage element which can be configured for combinatorial, registered or latched operation (Figure 3). The D-type flip-flops can be configured as T-type, J-K, or S-R operation through the use of the XOR gate associated with each macrocell.

Each PAL block has the capability to provide two input registers by using macrocells 0 and 15. In order to use this option, these macrocells must be accessed via the I/O pins associated with macrocells 3 and 12, respectively. Once the macrocell is used as an input register, it cannot be used for logic, so its clusters can be re-directed through the logic allocator to another macrocell. The

I/O pins associated with macrocells 0 and 15 can still be used as input pins. Although the I/O pins for macrocells 3 and 12 are used to connect to the input registers, these macrocells can still be used as “buried” macrocells to drive device logic via the matrix.



20446G-003

Figure 3. Macrocell Diagram

## Control Generator

The control generator provides four configurable clock lines and three configurable set/reset lines to each macrocell in a PAL block. Any of the four clock lines and any of the three set/reset lines can be independently selected by any flip-flop within a block. The clock lines can be configured to provide synchronous global (pin) clocks and asynchronous product term clocks, sum term clocks, and latch enables (Figure 4). Three of the four global clocks, as well as two product-term clocks and one sum-term clock, are available per PAL block. Positive or negative edge clocking is available as well as advanced clocking features such as **complementary** and **biphase** clocking. Complementary clocking provides two clock lines exactly 180 degrees out of phase, and is useful in applications such as fast data paths. A biphase clock line clocks flip-flops on both the positive and negative edges of the clock. The configuration options for the four clock lines per PAL block are as follows:

### Clock Line 0 Options

- ◆ Global clock (0, 1, 2, or 3) with positive or negative edge clock enable
- ◆ Product-term clock ( $A*B*C$ )
- ◆ Sum-term clock ( $A+B+C$ )

### Clock Line 1 Options

- ◆ Global clock (0, 1, 2, or 3) with positive edge clock enable
- ◆ Global clock (0, 1, 2, or 3) with negative edge clock enable

Select devices have been discontinued.  
See Ordering Information section for product status.


- ◆ Global clock (0, 1, 2, or 3) with positive and negative edge clock enable (biphase)

#### Clock Line 2 Options

- ◆ Global clock (0, 1, 2, or 3) with clock enable


#### Clock Line 3 Options

- ◆ Complement of clock line 2 (same clock enable)
- ◆ Product-term clock (if clock line 2 does not use clock enable)



20446G-004

**Figure 4. Clock Generator**



20446G-005

**Figure 5. Set/Reset Generator**

The set/reset generation portion of the control generator (Figure 5) creates three set/reset lines for the PAL block. Each macrocell can choose one of these three lines or choose no set/reset at all. All three lines can be configured for product term set/reset and two of the three lines can be configured as sum term set/reset and one of the lines can be configured as product-term or sum-term latch enable. While the set/reset signals are generated in the control generator, whether that signal sets or resets a flip-flop is determined within the individual macrocell. The same signal can set one flip-flop and reset another. PT2 or /PT2 can also be used as a latch enable for macrocells configured as latches.

**Select devices have been discontinued.  
See Ordering Information section for product status.**

## OE Generator

There is one output enable (OE) generator per PAL block that generates two product-term driven output enables. Each I/O cell is simply an output buffer. Each I/O cell within the PAL block can choose to be permanently enabled, permanently disabled, or choose one of the two product term output enables per PAL block (Figure 6).




Figure 6. Output Enable Generator and I/O Cell

20446G-006

Select devices have been discontinued.  
See Ordering Information section for product status.

**Select devices have been discontinued.  
See Ordering Information section for product status.**

## SAFE FOR MIXED SUPPLY VOLTAGE SYSTEM DESIGNS <sup>1</sup>

Both the 3.3-V and 5-V  $V_{CC}$  MACH 5 devices are safe for mixed supply voltage system designs. The 5-V devices will not overdrive 3.3-V devices above the output voltage of 3.3 V, while they accept inputs from other 3.3-V devices. The 3.3-V devices will accept inputs up to 5.5 V. Both the 3.3-V and 5-V versions have the same high-speed performance and provide easy-to-use mixed-voltage design capability.

### Note:

1. Excludes original M5-128, M5-192, and M5-256 while M5-128/1, M3-192/1 and M5-256/1 are supported. Please refer to Application Note titled "Hot Socketing and Mixed Supply Design with MACH 4 and MACH 5 Devices".

## BUS-FRIENDLY INPUTS AND I/OS

All MACH 5 devices have inputs and I/Os which feature the Bus-Friendly circuitry incorporating two inverters in series which loop back to the input. This double inversion weakly holds the input at its last driven logic state. While it is a good design practice to tie unused pins to a known state, the Bus-Friendly input structure pulls pins away from the input threshold voltage where noise can cause high-frequency switching. At power-up, the Bus-Friendly latches are reset to a logic level "1." For the circuit diagram, please refer to the document entitled *MACH Endurance Characteristics* on the Lattice Data Book CD-ROM or Lattice web site.

## POWER MANAGEMENT

There are 4 power/speed options in each MACH 5 PAL block (Table 5). The speed and power tradeoff can be tailored for each design. The signal speed paths in the lower-power PAL blocks will be slower than those in the higher-power PAL blocks. This feature allows speed critical paths to run at maximum frequency while the rest of the signal paths operate in a lower-power mode. In large designs, there may be several different speed requirements for different portions of the design.

Table 5. Power Levels

|                                     |            |
|-------------------------------------|------------|
| High Speed/High Power               | 100% Power |
| Medium High Speed/Medium High Power | 67% Power  |
| Medium Low Speed/Medium Low Power   | 40% Power  |
| Low Speed/Low Power                 | 20% Power  |

## PROGRAMMABLE SLEW RATE

Each MACH 5 device I/O has an individually programmable output slew rate control bit. Each output can be individually configured for the higher speed transition (3 V/ns) or for the lower noise transition (1 V/ns). For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less noise, and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast slew rate can be used to achieve the highest speed. The slew rate is adjusted independent of power.

## POWER-UP RESET/SET

All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the control generator, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the control generator or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the  $V_{CC}$  rise must be monotonic and the clock must be inactive until the reset delay time has elapsed.

Select devices have been discontinued.  
See Ordering Information section for product status.




---

## SECURITY BIT

A programmable security bit is provided on the MACH 5 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

**Select devices have been discontinued.  
See Ordering Information section for product status.**

## MACH 5 PAL BLOCK




Select devices have been discontinued.  
See Ordering Information section for product status.


20446G-015

# BLOCK DIAGRAM — M5(LV)-128/XXX

## SEGMENT 0



## SEGMENT 1



Select devices have been discontinued.  
See Ordering Information section for product status.


20446G-007

114



# BLOCK DIAGRAM — M5(LV)-512/XXX


Continued



Select devices have been discontinued.  
See Ordering Information section for product status.

20446G-012

# BLOCK DIAGRAM — M5(LV)-512/XXX



Continued

Select devices have been discontinued.  
See Ordering Information section for product status.

20446G-013

## M5(LV) TIMING PARAMETERS OVER OPERATING RANGES<sup>1</sup> (CONTINUED)

|                   |                                                                                                                                 | -5  |     | -6  |     | -7   |     | -10  |     | -12  |     | -15  |     | -20  |     | Unit |
|-------------------|---------------------------------------------------------------------------------------------------------------------------------|-----|-----|-----|-----|------|-----|------|-----|------|-----|------|-----|------|-----|------|
|                   |                                                                                                                                 | Min | Max | Min | Max | Min  | Max | Min  | Max | Min  | Max | Min  | Max | Min  | Max |      |
| Frequency:        |                                                                                                                                 |     |     |     |     |      |     |      |     |      |     |      |     |      |     |      |
| f <sub>MAX</sub>  | External feedback, PAL block level. Min of 1/(t <sub>WLS</sub> + t <sub>WHS</sub> ) or 1/(t <sub>SS</sub> + t <sub>COS</sub> )  | 133 |     | 125 |     | 100  |     | 83.3 |     | 71.4 |     | 55.6 |     | 45.5 |     | MHz  |
|                   | Internal feedback, PAL block level. Min of 1/(t <sub>WLS</sub> + t <sub>WHS</sub> ) or 1/(t <sub>SS</sub> + t <sub>COSi</sub> ) | 182 |     | 167 |     | 125  |     | 100  |     | 83.3 |     | 62.5 |     | 50.0 |     | MHz  |
|                   | No feedback PAL block level. Min of 1/(t <sub>WLS</sub> + t <sub>WHS</sub> ) or 1/(t <sub>SS</sub> + t <sub>HS</sub> )          | 200 |     | 167 |     | 167  |     | 125  |     | 100  |     | 83.3 |     | 83.3 |     | MHz  |
| f <sub>MAXA</sub> | External feedback, PAL block level. Min of 1/(t <sub>WLA</sub> + t <sub>WHA</sub> ) or 1/(t <sub>SA</sub> + t <sub>COA</sub> )  | 91  |     | 91  |     | 71.4 |     | 58.8 |     | 47.6 |     | 41.7 |     | 35.7 |     | MHz  |
|                   | Internal feedback, PAL block level. Min of 1/(t <sub>WLA</sub> + t <sub>WHA</sub> ) or 1/(t <sub>SA</sub> + t <sub>COAi</sub> ) | 111 |     | 111 |     | 83.3 |     | 66.7 |     | 52.6 |     | 45.5 |     | 38.5 |     | MHz  |
|                   | No feedback, PAL block level. Min of 1/(t <sub>WLA</sub> + t <sub>WHA</sub> ) or 1/(t <sub>SA</sub> + t <sub>HA</sub> )         | 167 |     | 125 |     | 125  |     | 100  |     | 83.3 |     | 71.4 |     | 62.5 |     | MHz  |
| f <sub>MAXI</sub> | Maximum input register frequency 1/(t <sub>SIRS</sub> + t <sub>HIRS</sub> ) or 1/(2 x t <sub>WICW</sub> )                       | 167 |     | 125 |     | 125  |     | 100  |     | 83.3 |     | 71.4 |     | 62.5 |     | MHz  |

### Notes:

1. See "MACH Switching Test Circuits" documentation on the Lattice Data Book CD-ROM or Lattice web site.
2. Numbers in parentheses are for M5-128, M5-192, M5-256.
3. If a signal is used as both a clock and a logic array input, then the maximum input frequency applies ( $f_{MAX}/2$ ).

Select devices have been discontinued.  
See Ordering Information section for product status.





Figure 9.  $I_{CC}$  Curves at High/Low Power Modes

Select devices have been discontinued.  
See Ordering Information section for product status.

## Top View

### 100-Pin TQFP (74 I/O)




**Select devices have been discontinued.  
See Ordering Information section for product status.**

20446G-018

## Pin Designations

CLK = Clock  
GND = Ground  
I = Input  
I/O = Input/Output  
NC = No Connect


|                 |   |                  |
|-----------------|---|------------------|
| V <sub>CC</sub> | = | Supply Voltage   |
| TDI             | = | Test Data In     |
| TCK             | = | Test Clock       |
| TMS             | = | Test Mode Select |
| TDO             | = | Test Data Out    |



# 144-PIN PQFP CONNECTION DIAGRAM

## Top View

144-Pin PQFP



Select devices have been discontinued.  
See Ordering Information section for product status.


\*Package obsolete, contact factory.

20446G-019

### Pin Designations

CLK = Clock  
GND = Ground  
I = Input  
I/O = Input/Output  
NC = No Connect

V<sub>CC</sub> = Supply Voltage  
TDI = Test Data In  
TCK = Test Clock  
TMS = Test Mode Select  
TDO = Test Data Out




# 160-PIN PQFP CONNECTION DIAGRAM

## Top View

### 160-Pin PQFP (128, 192, 256 Macrocells)


Select devices have been discontinued.  
See Ordering Information section for product status.



### Pin Designations

CLK = Clock  
GND = Ground  
I = Input  
I/O = Input/Output  
NC = No Connect

V<sub>CC</sub> = Supply Voltage  
TDI = Test Data In  
TCK = Test Clock  
TMS = Test Mode Select  
TDO = Test Data Out





# 352-BALL BGA CONNECTION DIAGRAM — M5-512, M5LV-512

## Bottom View (Macrocell Association)

352-Ball BGA

|    | A    | B    | C    | D               | E   | F   | G    | H               | J               | K               | L    | M   | N                                | P                                | R   | T   | U    | V               | W    | Y               | AA   | AB  | AC              | AD   | AE   | AF   |      |
|----|------|------|------|-----------------|-----|-----|------|-----------------|-----------------|-----------------|------|-----|----------------------------------|----------------------------------|-----|-----|------|-----------------|------|-----------------|------|-----|-----------------|------|------|------|------|
| 1  | NC   | NC   | NC   | GND             | 5A0 | 5A3 | 5A6  | V <sub>CC</sub> | 5A11            | V <sub>CC</sub> | 5D12 | 5D7 | 5D2                              | V <sub>CC</sub>                  | 4D3 | 4D8 | 4D12 | V <sub>CC</sub> | 4A11 | V <sub>CC</sub> | 4A4  | 4A0 | V <sub>CC</sub> | 3A14 | 3A15 | 3A13 | 3A12 |
| 2  | NC   | NC   | NC   | 5A2             | 5A5 | 5A9 | 5A14 | 5A15            | 5D13            | 5D10            | 5D8  | 5D4 | 5D1                              | 4D0                              | 4D2 | 4D6 | 4D10 | 4D13            | 4A15 | 4A12            | 4A9  | 4A8 | 4A3             | 4A1  | GND  | NC   | NC   |
| 3  | GND  | GND  | NC   | 5A1             | 5A4 | 5A7 | 5A8  | 5A10            | 5A13            | 5D14            | 5D9  | 5D5 | 5D1                              | I <sub>2</sub> /CLK <sub>2</sub> | 4D4 | 4D7 | 4D11 | 4D14            | 4A14 | 4A10            | 4A7  | 4A5 | 4A2             | TMS  | NC   | NC   | NC   |
| 4  | NC   | 6A14 | NC   | TDO             | 5A0 | 5A3 | 5A6  | V <sub>CC</sub> | 5A11            | V <sub>CC</sub> | 5D12 | 5D7 | 5D2                              | V <sub>CC</sub>                  | 4D3 | 4D8 | 4D12 | V <sub>CC</sub> | 4A11 | V <sub>CC</sub> | 4A4  | 4A0 | V <sub>CC</sub> | 3A14 | 3A15 | 3A13 | 3A12 |
| 5  | GND  | 6A12 | 6A13 | V <sub>CC</sub> |     |     |      |                 |                 |                 |      |     |                                  |                                  |     |     |      |                 |      |                 |      |     | 3A14            | 3A11 | 3A9  | GND  | GND  |
| 6  | NC   | 6A9  | 6A10 | 6A15            |     |     |      |                 |                 |                 |      |     |                                  |                                  |     |     |      |                 |      |                 |      |     | 3A10            | 3A8  | 3A7  | 3A5  |      |
| 7  | GND  | 6A6  | 6A8  | 6A11            |     |     |      |                 |                 |                 |      |     |                                  |                                  |     |     |      |                 |      |                 |      |     | 3A6             | 3A4  | 3A3  | 3A0  |      |
| 8  | 6A1  | 6A4  | 6A5  | 6A7             |     |     |      |                 |                 |                 |      |     |                                  |                                  |     |     |      |                 |      |                 |      |     | 3A2             | 3A1  | 3B0  | NC   |      |
| 9  | 6B1  | 6A0  | 6A2  | 6A3             |     |     |      |                 |                 |                 |      |     |                                  |                                  |     |     |      |                 |      |                 |      |     | V <sub>CC</sub> | 3B1  | 3B2  | GND  |      |
| 10 | GND  | 6B2  | 6B0  | V <sub>CC</sub> |     |     |      |                 |                 |                 |      |     |                                  |                                  |     |     |      |                 |      |                 |      |     | 3B3             | 3B4  | 3B5  | 3B6  |      |
| 11 | 6B6  | 6B5  | 6B4  | 6B3             |     |     |      |                 |                 |                 |      |     |                                  |                                  |     |     |      |                 |      |                 |      |     | 3B7             | 3B8  | 3B9  | 3B10 |      |
| 12 | 6B10 | 6B9  | 6B8  | 6B7             |     |     |      |                 |                 |                 |      |     |                                  |                                  |     |     |      |                 |      |                 |      |     | 3B11            | 3B12 | 3B13 | 3B14 |      |
| 13 | 6B14 | 6B13 | 6B12 | 6B11            |     |     |      |                 |                 |                 |      |     |                                  |                                  |     |     |      |                 |      |                 |      |     | V <sub>CC</sub> | 2B15 | 3B15 | GND  | 3B14 |
| 14 | GND  | 7B15 | 6B15 | V <sub>CC</sub> |     |     |      |                 |                 |                 |      |     |                                  |                                  |     |     |      |                 |      |                 |      |     | 2B11            | 2B12 | 2B13 | 2B14 |      |
| 15 | 7B14 | 7B13 | 7B12 | 7B11            |     |     |      |                 |                 |                 |      |     |                                  |                                  |     |     |      |                 |      |                 |      |     | 2B7             | 2B8  | 2B9  | 2B10 |      |
| 16 | NC   | 7B10 | 7B9  | 7B8             |     |     |      |                 |                 |                 |      |     |                                  |                                  |     |     |      |                 |      |                 |      |     | 2B3             | 2B4  | 2B5  | 2B6  |      |
| 17 | 7B7  | 7B6  | 7B5  | 7B4             |     |     |      |                 |                 |                 |      |     |                                  |                                  |     |     |      |                 |      |                 |      |     | V <sub>CC</sub> | 2B0  | 2B2  | GND  |      |
| 18 | GND  | 7B3  | 7B2  | V <sub>CC</sub> |     |     |      |                 |                 |                 |      |     |                                  |                                  |     |     |      |                 |      |                 |      |     | 2A3             | 2A2  | 2A0  | 2B1  |      |
| 19 | 7B1  | 7B0  | 7A1  | 7A4             |     |     |      |                 |                 |                 |      |     |                                  |                                  |     |     |      |                 |      |                 |      |     | 2A7             | 2A5  | 2A4  | 2A1  |      |
| 20 | 7A0  | 7A2  | 7A3  | 7A8             |     |     |      |                 |                 |                 |      |     |                                  |                                  |     |     |      |                 |      |                 |      |     | 2A11            | 2A8  | 2A6  | GND  |      |
| 21 | 7A5  | 7A6  | 7A7  | 7A12            |     |     |      |                 |                 |                 |      |     |                                  |                                  |     |     |      |                 |      |                 |      |     | 2A15            | 2A10 | 2A9  | NC   |      |
| 22 | GND  | 7A9  | 7A11 | 7A15            |     |     |      |                 |                 |                 |      |     |                                  |                                  |     |     |      |                 |      |                 |      |     | V <sub>CC</sub> | 2A13 | 2A12 | GND  |      |
| 23 | 7A10 | 7A13 | 7A14 | V <sub>CC</sub> |     |     |      | 0A11            | V <sub>CC</sub> | 0D14            | 0D12 | 0D8 | 0D3                              | V <sub>CC</sub>                  | 1D2 | 1D7 | 1D12 | V <sub>CC</sub> | 1A11 | V <sub>CC</sub> | 1A6  | 1A0 | TCK             | NC   | 2A14 | NC   |      |
| 24 | NC   | NC   | TDI  | 0A2             | 0A5 | 0A7 | 0A10 | 0A14            | 0D13            | 0D11            | 0D7  | 0D4 | I <sub>0</sub> /CLK <sub>0</sub> | 1D1                              | 1D5 | 1D9 | 1D14 | 1A13            | 1A10 | 1A8             | 1A7  | 1A4 | 1A1             | NC   | GND  | GND  |      |
| 25 | GND  | GND  | 0A1  | 0A3             | 0A8 | 0A9 | 0A12 | 0A15            | 0D10            | 0D10            | 0D6  | 0D2 | 0D0                              | 1D0                              | 1D4 | 1D8 | 1D10 | 1D13            | 1A15 | 1A14            | 1A9  | 1A5 | 1A2             | NC   | NC   | NC   |      |
| 26 | NC   | NC   | GND  | 0A6             | NC  | GND | 0A13 | 0D15            | GND             | 0D9             | 0D5  | 0D1 | GND                              | I <sub>1</sub> /CLK <sub>1</sub> | 1D3 | 1D6 | GND  | 1D11            | 1D15 | GND             | 1A12 | NC  | GND             | NC   | NC   | NC   |      |

Pin Designations

CLK = Clock

GND = Ground

I = Input

I/O = Input/Output

NC = No Connect

V<sub>CC</sub> = Supply Voltage

TDI = Test Data In

TCK = Test Clock

TMS = Test Mode Select

TDO = Test Data Out

7

D

15

Macrocell (0-15)


PAL Block (A-D)

Segment (0-7)

20446G-031

### Pin Designations

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- V<sub>CC</sub> = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out



20446G-031

Select devices have been discontinued.  
See Ordering Information section for product status.