



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	15 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	384
Number of Gates	-
Number of I/O	160
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/m5lv-384-160-15yi



Table 1. MACH 5 Device Features ¹

Feature	M5-128/1 M5LV-128		M5-192/1	M5-256/1 M5LV-256		M5-320 M5LV-320		M5-384 M5LV-384		M5-512 M5LV-512	
Supply Voltage (V)	5	3.3	5	5	3.3	5	3.3	5	3.3	5	3.3
Macrocells	128	128	192	256	256	320	320	384	384	512	512
Maximum User I/O Pins	120	120	120	160	160	192	160	160	160	256	256
t _{PD} (ns)	5.5	5.5	5.5	5.5	5.5	6.5	6.5	6.5	6.5	6.5	6.5
t _{SS} (ns)	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0	3.0
t _{COS} (ns)	4.5	4.5	4.5	4.5	4.5	5.0	5.0	5.0	5.0	5.0	5.0
f _{CNT} (MHz)	182	182	182	182	182	167	167	167	167	167	167
Typical Static Power (mA)	35	35	45	55	55	70	70	75	75	100	100
IEEE 1149.1 Boundary Scan Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PCI-Compliant	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes

Note:

1. "M5-xxx" is for 5-V devices. "M5LV-xxx" is for 3.3-V devices.

GENERAL DESCRIPTION

The MACH[®] 5 family consists of a broad range of high-density and high-I/O Complex Programmable Logic Devices (CPLDs). The fifth-generation MACH architecture yields fast speeds at high CPLD densities, low power, and supports additional features such as in-system programmability, Boundary Scan testability, and advanced clocking options (Table 1). The MACH 5 family offers 5-V (M5-xxx) and 3.3-V (M5LV-xxx) operation.

Manufactured in state-of-the-art ISO 9000 qualified fabrication facilities on E²CMOS process technologies, MACH 5 devices are available with pin-to-pin delays as fast as 5.5 ns (Table 2). The 5.5, 6.5, 7.5, 10, and 12-ns devices are compliant with the *PCI Local Bus Specification*.

Select devices have been discontinued.
See Ordering Information section for product status.

Table 2. MACH 5 Speed Grades

Device	Speed Grade ¹						
	-5	-6	-7	-10	-12	-15	-20
M5-128 ²			C	C, I	C, I	C, I	I
M5-128/1	C		C, I	C, I	C, I	C, I	I
M5LV-128	C		C, I	C, I	C, I	I	
M5-192/1	C		C, I	C, I	C, I	C, I	I
M5-256 ²			C	C, I	C, I	C, I	I
M5-256/1	C		C, I	C, I	C, I	C, I	I
M5LV-256	C		C, I	C, I	C, I	I	
M5-320		C	C, I	C, I	C, I	C, I	I
M5LV-320		C	C, I	C, I	C, I	C, I	I
M5-384		C	C, I	C, I	C, I	C, I	I
M5LV-384		C	C, I	C, I	C, I	C, I	I
M5-512		C	C, I	C, I	C, I	C, I	I
M5LV-512		C	C, I	C, I	C, I	C, I	I

Note:

1. C = Commercial grade, I = Industrial grade
2. /1 version recommended for new designs

With Lattice's unique hierarchical architecture, the MACH 5 family provides densities up to 512 macrocells to support full system logic integration. Extensive routing resources ensure pinout retention as well as high utilization. It is ideal for PAL[®] block device integration and a wide range of other applications including high-speed computing, low-power applications, communications, and embedded control. At each macrocell density point, Lattice offers several I/O and package options to meet a wide range of design needs (Table 3).

Table 3. MACH 5 Package and I/O Options ¹

	M5-128/1 M5LV-128		M5-192/1	M5-256/1 M5LV-256		M5-320 M5LV-320		M5-384 M5LV-384		M5-512 M5LV-512	
	5	3.3		5	3.3	5	3.3	5	3.3	5	3.3
100-pin TQFP	68	68, 74	68	68	68*, 74						
100-pin PQFP	68	68*	68*	68*	68						
144-pin TQFP		104			104						
144-pin PQFP	104	104*	104*	104*	104*						
160-pin PQFP	120	120	120	120	120	120*	120	120*	120	120*	120
208-pin PQFP				160	160	160	160	160	160	160	160
240-pin PQFP						184*	184*	184*	184*	184*	184*
256-ball BGA						192	192*	192*	192*	192*	192*
352-ball BGA										256	256

Note:

1. The I/O options indicated with a "*" are obsolete, please contact factory for more information.

Advanced power management options allow designers to incrementally reduce power while maintaining the level of performance needed for today's complex designs. I/O safety features allow for mixed-voltage design,

Select devices have been discontinued.
See Ordering Information section for product status.



20446G-002

Figure 2. PAL Block Structure

Product-Term Array and Logic Allocator

The product-term array uses the same sum-of-products architecture as PAL devices and consists of 32 inputs (plus their complements) and 64 product terms arranged in 16 **clusters**. A cluster is a sum-of-products function with either 3 or 4 product terms.

Logic allocators assign the clusters to macrocells. Each macrocell can accept up to eight clusters of three or four product terms, but a given cluster can only be steered to one macrocell (Table 4). If only three product terms in a cluster are steered, the fourth can be used as an input to an XOR gate for separate logic generation and/or polarity control.

The **wide logic allocator** is comprised of all 16 of the individual logic allocators and acts as an output switch matrix by reassigning logic to macrocells to retain pinout as designs change. The logic allocation scheme in the MACH 5 device allows for the implementation of large equations (up to 32 product terms) with only one pass through the logic array.

Table 4. Product Term Steering Options for PT Clusters and Macrocells

Macrocell	Available Clusters	Macrocell	Available Clusters
M ₀	C ₀ , C ₁ , C ₂ , C ₃ , C ₄	M ₈	C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂
M ₁	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅	M ₉	C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃
M ₂	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆	M ₁₀	C ₇ , C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄
M ₃	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇	M ₁₁	C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₄	C ₀ , C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇	M ₁₂	C ₈ , C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₅	C ₁ , C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈	M ₁₃	C ₉ , C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₆	C ₂ , C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ , C ₉	M ₁₄	C ₁₀ , C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅
M ₇	C ₃ , C ₄ , C ₅ , C ₆ , C ₇ , C ₈ , C ₉ , C ₁₀	M ₁₅	C ₁₁ , C ₁₂ , C ₁₃ , C ₁₄ , C ₁₅

Select devices have been discontinued.
See Ordering Information section for product status.

MACH 5 TIMING MODEL

The primary focus of the MACH 5 timing model is to accurately represent the timing in a MACH 5 device, and at the same time, be easy to understand. This model accurately describes all combinatorial and registered paths through the device, making a distinction between **internal feedback** and **external feedback**. A signal uses internal feedback when it is fed back into the switch matrix or block without having to go through the output buffer. The input register specifications are also reported as internal feedback. When a signal is fed back into the switch matrix after having gone through the output buffer, it is using external feedback.

The parameter, t_{BUF} is defined as the time it takes to go through the output buffer to the I/O pad. If a signal goes to the internal feedback rather than to the I/O pad, the parameter designator is followed by an "i". By adding t_{BUF} to this internal parameter, the external parameter is derived. For example, $t_{PD} = t_{PDi} + t_{BUF}$. A diagram representing the modularized MACH 5 timing model is shown in Figure 7. Refer to the Technical Note entitled *MACH 5 Timing and High Speed Design* for a more detailed discussion about the timing parameters.




Figure 7. MACH 5 Timing Model

20446G-014

Select devices have been discontinued.
See Ordering Information section for product status.



MULTIPLE I/O AND DENSITY OPTIONS

The MACH 5 family offers six macrocell densities in a number of I/O options. This allows designers to choose a device close to their logic density and I/O requirements, thus minimizing costs. For the same package type, every density has the same pin-out. With proper design considerations, a design can be moved to a higher or lower density part as required.

IEEE 1149.1 - COMPLIANT BOUNDARY SCAN TESTABILITY

Most MACH 5 devices have boundary scan registers and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more complete board-level testing.

IEEE 1149.1 - COMPLIANT IN-SYSTEM PROGRAMMING

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality, and the ability to make in-field modifications. All MACH 5 devices provide in-system programming (ISP) capability through their IEEE 1149.1-compliant Boundary Scan Test Access Port. By using the IEEE 1149.1-compliant Boundary Scan Test Access Port as the communication interface through which ISP is achieved, customers get the benefit of a standard, well-defined interface.

MACH 5 devices can be programmed across the commercial temperature and voltage range. The PC-based LatticePRO software facilitates in-system programming of MACH 5 devices. LatticePRO software takes the JEDEC file output produced by design implementation software, along with information about the Boundary Scan chain, and creates a set of vectors that are used to drive the Boundary Scan chain. LatticePRO software can use these vectors to drive a Boundary Scan chain via the parallel port of a PC. Alternatively, LatticePRO software can output files in formats understood by common automated test equipment. This equipment can then be used to program MACH 5 devices during the testing of a circuit board.

PCI COMPLIANT

MACH 5 devices in the -5/-6/-7/-10/-12 speed grades are compliant with the *PCI Local Bus Specification* version 2.1, published by the PCI Special Interest Group (SIG). The 5-V devices are fully PCI-compliant. The 3.3-V devices are mostly compliant but do not meet the PCI condition to clamp the inputs as they rise above V_{CC} because of their 5-V input tolerant feature. MACH 5 devices provide the speed, drive, density, output enables and I/Os for the most complex PCI designs.

Select devices have been discontinued.
See Ordering Information section for product status.




SECURITY BIT

A programmable security bit is provided on the MACH 5 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

**Select devices have been discontinued.
See Ordering Information section for product status.**


BLOCK DIAGRAM — M5(LV)-256/XXX



Select devices have been discontinued.
See Ordering Information section for product status.

20446G-009


BLOCK DIAGRAM — M5(LV)-320/XXX



Select devices have been discontinued.
See Ordering Information section for product status.

20446G-010

BLOCK DIAGRAM — M5(LV)-384/XXX




20446G-011

Select devices have been discontinued.
See Ordering Information section for product status.

BLOCK DIAGRAM — M5(LV)-512/XXX


Continued



Select devices have been discontinued.
See Ordering Information section for product status.

20446G-012

BLOCK DIAGRAM — M5(LV)-512/XXX



Continued

Select devices have been discontinued.
See Ordering Information section for product status.

20446G-013

ABSOLUTE MAXIMUM RATINGS

M5LV

Storage Temperature. -65°C to +150°C
Device Junction Temperature. +130°C
Supply Voltage
with Respect to Ground -0.5 V to +4.5 V
DC Input Voltage -0.5 V to 5.5 V
Static Discharge Voltage 2000 V
Latchup Current (-40°C to +85°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)
Operating in Free Air. 0°C to +70°C
Supply Voltage (V_{CC})
with Respect to Ground. +3.0 V to +3.6 V

Industrial (I) Devices

Ambient Temperature (T_A)
Operating in Free Air. -40°C to +85°C
Supply Voltage (V_{CC})
with Respect to Ground. +3.0 V to +3.6 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

3.3-V DC CHARACTERISTICS OVER OPERATING RANGES

Parameter Symbol	Parameter Description	Test Description		Min	Max	Unit
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -100 \mu A$	$V_{CC} - 0.2$		V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = 3.2 \text{ mA}$	2.4		V
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 100 \mu A$		0.2	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 16 \text{ mA (Note 1)}$		0.5	V
V_{IH}	Input HIGH Voltage	$V_{OUT} \geq V_{OH} \text{ Min or } V_{OUT} \leq V_{OL} \text{ Max (Note 2)}$		2.0	5.5	V
V_{IL}	Input LOW Voltage	$V_{OUT} \geq V_{OH} \text{ Min or } V_{OUT} \leq V_{OL} \text{ Max (Note 2)}$		-0.3	0.8	V
I_{IH}	Input HIGH Leakage Current	$V_{IN} = 3.6, V_{CC} = \text{Max (Note 3)}$			10	μA
I_{IL}	Input LOW Leakage Current	$V_{IN} = 0, V_{CC} = \text{Max (Note 3)}$			-10	μA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 3.6, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			10	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			-10	μA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5 V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 4)}$		-15	-160	mA

Notes:

1. Total I_{OL} between ground pins should not exceed 64 mA.
2. These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
3. I/O pin leakage is the worst case of I_{IL} and I_{OZL} or I_{IH} and I_{OZH} .
4. Not more than one output should be shorted at one time. Duration of the short-circuit should not exceed one second.

Select devices have been discontinued.
See Ordering Information section for product status.

CAPACITANCE¹

Parameter Symbol	Parameter Description	Test conditions		Typ	Unit
C_{IN}	I/CLK pin	$V_{IN} = 2.0\text{ V}$	3.3 V or 5 V, 25° C, 1 MHz	12	pF
$C_{I/O}$	I/O pin	$V_{OUT} = 2.0\text{ V}$	3.3 V or 5 V, 25° C, 1 MHz	10	pF

1. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where these parameters may be affected.

I_{CC} vs. FREQUENCY

These curves represent the typical power consumption for a particular device at system frequency. The selected “typical” pattern is a 16-bit up-down counter. This pattern fills the device and exercises every macrocell. Maximum frequency shown uses internal feedback and a D-type register. Power/Speed are optimized to obtain the highest counter frequency and the lowest power. The highest frequency (LSBs) is placed in common PAL blocks, which are set to high power. The lowest frequency signals (MSBs) are placed in a common PAL block and set to lowest power. For a more detailed discussion about MACH 5 power consumption, refer to the application note entitled *MACH 5 Power* in the Application Notes section on the Lattice Data Book CD-ROM or Lattice web site.

I_{CC} CURVES AT HIGH /LOW POWER MODES





Figure 8. I_{CC} Curves at High/Low Power Modes

Select devices have been discontinued. See Ordering Information section for product status.

100-PIN PQFP CONNECTION DIAGRAM

Top View

100-Pin PQFP (68 I/O)



*Package obsolete, contact factory.


20446G-016

Select devices have been discontinued.
See Ordering Information section for product status.

Pin Designations

CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect


V_{CC} = Supply Voltage
TDI = Test Data In
TCK = Test Clock
TMS = Test Mode Select
TDO = Test Data Out



144-PIN PQFP CONNECTION DIAGRAM

Top View

144-Pin PQFP



**Select devices have been discontinued.
See Ordering Information section for product status.**


*Package obsolete, contact factory.

20446G-019

Pin Designations

CLK = Clock
 GND = Ground
 I = Input
 I/O = Input/Output
 NC = No Connect

V _{CC}	=	Supply Voltage
TDI	=	Test Data In
TCK	=	Test Clock
TMS	=	Test Mode Select
TDO	=	Test Data Out



208-PIN PQFP CONNECTION DIAGRAM

Top View

208-Pin PQFP (256 Macrocells)




Select devices have been discontinued.
See Ordering Information section for product status.

20446G-023

Pin Designations

CLK = Clock	VCC = Supply Voltage
GND = Ground	TDI = Test Data In
I = Input	TCK = Test Clock
I/O = Input/Output	TMS = Test Mode Select
NC = No Connect	TDO = Test Data Out



256-BALL BGA CONNECTION DIAGRAM — M5-320

Bottom View (I/O Pin-outs)

256-Ball BGA

	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
A	GND	I/O11	GND	I/O44	I/O58	GND	I/O70	I/O76	GND	GND	GND	GND	I/O108	I/O116	GND	I/O128	I/O134	GND	GND	GND	A
B	GND	I/O12	I/O28	I/O45	I/O59	I/O64	I/O71	I/O77	I/O84	I/O90	I/O96	I/O102	I/O109	I/O117	I/O122	I/O129	I/O135	I/O148	I/O164	GND	B
C	I/O0	I/O13	V _{CC}	I/O46	I/O60	I/O65	I/O72	I/O78	I/O85	I/O91	I/O97	I/O103	I/O110	I/O118	I/O123	I/O130	I/O136	V _{CC}	I/O165	I/O181	C
D	I/O1	I/O14	I/O29	V _{CC}	V _{CC}	I/O66	V _{CC}	I/O79	I/O86	I/O92	I/O98	I/O104	I/O111	V _{CC}	I/O124	V _{CC}	V _{CC}	I/O149	I/O166	I/O182	D
E	I/O2	I/O15	I/O30	TDI													TDO	I/O150	I/O167	I/O183	E
F	GND	I/O16	I/O31	I/O47													I/O137	I/O151	I/O168	GND	F
G	I/O3	I/O17	I/O32	V _{CC}													V _{CC}	I/O152	I/O169	I/O184	G
H	GND	I/O18	I/O33	I/O48													I/O138	I/O153	I/O170	GND	H
J	I/O4	I/O19	I/O34	I/O49													I/O139	I/O154	I/O171	I/O185	J
K	GND	I/O20	I/O35	I/O50													I/O140	I/O155	I/O172	I/O186	K
L	I/O5	I/O21	I/O36	I/O51													I/O141	I/O156	I/O173	GND	L
M	I/O6	I/O22	I/O37	I/O52													I/O142	I/O157	I/O174	I/O187	M
N	GND	I/O23	I/O38	I/O53													I/O143	I/O158	I/O175	GND	N
P	I/O7	I/O24	I/O39	V _{CC}													V _{CC}	I/O159	I/O176	I/O188	P
R	GND	I/O25	I/O40	I/O54													I/O144	I/O160	I/O177	GND	R
T	I/O8	I/O26	I/O41	TCK													TMS	I/O161	I/O178	I/O189	T
U	I/O9	I/O27	I/O42	V _{CC}													V _{CC}	I/O162	I/O179	I/O190	U
V	I/O10	I/O28	V _{CC}	I/O55													I/O145	V _{CC}	I/O180	I/O191	V
W	GND	I/O29	I/O43	I/O56													I/O146	I/O163	I/O181	GND	W
Y	GND	I/O30	GND	I/O57													I/O147	GND	I/O182	I/O192	Y

Pin Designations

CLK	=	Clock
GND	=	Ground
I	=	Input
I/O	=	Input/Output
NC	=	No Connect
V _{CC}	=	Supply Voltage
TDI	=	Test Data In
TCK	=	Test Clock
TMS	=	Test Mode Select
TDO	=	Test Data Out

Select devices have been discontinued.
See Ordering Information section for product status.

20446G-026

256-BALL BGA CONNECTION DIAGRAM — M5-320

Bottom View (Macrocell Association)

256-Ball BGA

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1	GND	GND	3A11	3D15	3D12	GND	3D7	GND	3D3	3D2	GND	2D2	GND	2D7	GND	2D10	2D13	2D15	GND	GND	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
2	GND	3B2	3A3	3A8	3A13	3D13	3D9	3D8	3D4	I3/CLK3	I2/CLK2	2D3	2D4	2D8	2D12	2A15	2A13	2A12	2A9	2A7	2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
3	GND	3B8	V _{CC}	3A2	3A4	3A12	3D14	3D10	3D5	3D0	2D0	2D5	2D9	2D14	2A14	2A10	2A8	V _{CC}	2A3	GND	3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
4	3B13	3B11	3B3	V _{CC}	TDO	3A7	V _{CC}	3D11	3D6	3D1	2D1	2D6	2D11	V _{CC}	2A11	TMS	V _{CC}	2A6	2A2	2A0	4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
5	4B14	4B15	3B4	V _{CC}	Pin Designations CLK = Clock GND = Ground I = Input I/O = Input/Output NC = No Connect V_{CC} = Supply Voltage TDI = Test Data In TCK = Test Clock TMS = Test Mode Select TDO = Test Data Out 4 D 15 Macrocell (0-15) PAL Block (A-D) Segment (0-4)	GND	4B8	4B4	GND	GND	GND	GND	GND	4A4	4A8	4A14	GND	4A11	4A15	0B4	V _{CC}	4A5	4A9	4A12	4A7	4A2	4B2	4B7	4B12	V _{CC}	3B7	V _{CC}	5																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
6	GND	4B11	3B12	3B7		V _{CC}	2A4	2A1	2B4	GND	2B7	2B3	2B6	2B9	2B11	GND	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B4	2B7	2B11	2B5	2B8	2B13	2B14	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	2B8	2B1	2B5	2B8	2B12	2B15	2B10	2B14	2B13	

Select devices have been discontinued.
See Ordering Information section for product status.

Bottom View (Macrocell Association)

352-Ball BGA

7

D

15

<

**Select devices have been discontinued.
See Ordering Information for product status.**