

Welcome to [E-XFL.COM](#)

Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	20 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	384
Number of Gates	-
Number of I/O	160
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/m5lv-384-160-20yi

Table 2. MACH 5 Speed Grades

Device	Speed Grade ¹						
	-5	-6	-7	-10	-12	-15	-20
M5-128 ²			C	C, I	C, I	C, I	I
M5-128/1	C		C, I	C, I	C, I	C, I	I
M5LV-128	C		C,I	C, I	C, I	I	
M5-192/1	C		C, I	C, I	C, I	C, I	I
M5-256 ²			C	C, I	C, I	C, I	I
M5-256/1	C		C, I	C, I	C, I	C, I	I
M5LV-256	C		C, I	C, I	C, I	I	
M5-320		C	C, I	C, I	C, I	C, I	I
M5LV-320		C	C, I	C, I	C, I	C, I	I
M5-384		C	C, I	C, I	C, I	C, I	I
M5LV-384		C	C, I	C, I	C, I	C, I	I
M5-512		C	C, I	C, I	C, I	C, I	I
M5LV-512		C	C, I	C, I	C, I	C, I	I

Note:

1. C = Commercial grade, I = Industrial grade
2. /1 version recommended for new designs

With Lattice's unique hierarchical architecture, the MACH 5 family provides densities up to 512 macrocells to support full system logic integration. Extensive routing resources ensure pinout retention as well as high utilization. It is ideal for PAL® block device integration and a wide range of other applications including high-speed computing, low-power applications, communications, and embedded control. At each macrocell density point, Lattice offers several I/O and package options to meet a wide range of design needs (Table 3).

Table 3. MACH 5 Package and I/O Options¹

Supply Voltage	M5-128/1 M5LV-128		M5-256/1 M5LV-256		M5-320 M5LV-320		M5-384 M5LV-384		M5-512 M5LV-512		
	5	3.3	5	5	3.3	5	3.3	5	3.3	5	3.3
100-pin TQFP	68	68, 74	68	68	68*, 74						
100-pin PQFP	68	68*	68*	68*	68						
144-pin TQFP		104			104						
144-pin PQFP	104	104*	104*	104*	104*						
160-pin PQFP	120	120	120	120	120	120*	120	120*	120	120*	120
208-pin PQFP				160	160	160	160	160	160	160	160
240-pin PQFP						184*	184*	184*	184*	184*	184*
256-ball BGA						192	192*	192*	192*	192*	192*
352-ball BGA										256	256

Note:

1. The I/O options indicated with a "*" are obsolete, please contact factory for more information.

Advanced power management options allow designers to incrementally reduce power while maintaining the level of performance needed for today's complex designs. I/O safety features allow for mixed-voltage design,

Select devices have been discontinued.
See Ordering Information section for product status.

See Ordering Information section for product status.

Select devices have been discontinued.

MULTIPLE I/O AND DENSITY OPTIONS

The MACH 5 family offers six macrocell densities in a number of I/O options. This allows designers to choose a device close to their logic density and I/O requirements, thus minimizing costs. For the same package type, every density has the same pin-out. With proper design considerations, a design can be moved to a higher or lower density part as required.

IEEE 1149.1 - COMPLIANT BOUNDARY SCAN TESTABILITY

Most MACH 5 devices have boundary scan registers and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more complete board-level testing.

IEEE 1149.1 - COMPLIANT IN-SYSTEM PROGRAMMING

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality, and the ability to make in-field modifications. All MACH 5 devices provide in-system programming (ISP) capability through their IEEE 1149.1-compliant Boundary Scan Test Access Port. By using the IEEE 1149.1-compliant Boundary Scan Test Access Port as the communication interface through which ISP is achieved, customers get the benefit of a standard, well-defined interface.

MACH 5 devices can be programmed across the commercial temperature and voltage range. The PC-based LatticePRO software facilitates in-system programming of MACH 5 devices. LatticePRO software takes the JEDEC file output produced by design implementation software, along with information about the Boundary Scan chain, and creates a set of vectors that are used to drive the Boundary Scan chain. LatticePRO software can use these vectors to drive a Boundary Scan chain via the parallel port of a PC. Alternatively, LatticePRO software can output files in formats understood by common automated test equipment. This equipment can then be used to program MACH 5 devices during the testing of a circuit board.

PCI COMPLIANT

MACH 5 devices in the -5/-6/-7/-10/-12 speed grades are compliant with the *PCI Local Bus Specification* version 2.1, published by the PCI Special Interest Group (SIG). The 5-V devices are fully PCI-compliant. The 3.3-V devices are mostly compliant but do not meet the PCI condition to clamp the inputs as they rise above V_{CC} because of their 5-V input tolerant feature. MACH 5 devices provide the speed, drive, density, output enables and I/Os for the most complex PCI designs.

SAFE FOR MIXED SUPPLY VOLTAGE SYSTEM DESIGNS¹

Both the 3.3-V and 5-V V_{CC} MACH 5 devices are safe for mixed supply voltage system designs. The 5-V devices will not overdrive 3.3-V devices above the output voltage of 3.3 V, while they accept inputs from other 3.3-V devices. The 3.3-V devices will accept inputs up to 5.5 V. Both the 3.3-V and 5-V versions have the same high-speed performance and provide easy-to-use mixed-voltage design capability.

Note:

1. Excludes original M5-128, M5-192, and M5-256 while M5-128/1, M3-192/1 and M5-256/1 are supported. Please refer to Application Note titled "Hot Socketing and Mixed Supply Design with MACH 4 and MACH 5 Devices".

BUS-FRIENDLY INPUTS AND I/Os

All MACH 5 devices have inputs and I/Os which feature the Bus-Friendly circuitry incorporating two inverters in series which loop back to the input. This double inversion weakly holds the input at its last driven logic state. While it is a good design practice to tie unused pins to a known state, the Bus-Friendly input structure pulls pins away from the input threshold voltage where noise can cause high-frequency switching. At power-up, the Bus-Friendly latches are reset to a logic level "1." For the circuit diagram, please refer to the document entitled *MACH Endurance Characteristics* on the Lattice Data Book CD-ROM or Lattice web site.

POWER MANAGEMENT

There are 4 power/speed options in each MACH 5 PAL block (Table 5). The speed and power tradeoff can be tailored for each design. The signal speed paths in the lower-power PAL blocks will be slower than those in the higher-power PAL blocks. This feature allows speed critical paths to run at maximum frequency while the rest of the signal paths operate in a lower-power mode. In large designs, there may be several different speed requirements for different portions of the design.

Table 5. Power Levels

High Speed/High Power	100% Power
Medium High Speed/Medium High Power	67% Power
Medium Low Speed/Medium Low Power	40% Power
Low Speed/Low Power	20% Power

PROGRAMMABLE SLEW RATE

Each MACH 5 device I/O has an individually programmable output slew rate control bit. Each output can be individually configured for the higher speed transition (3 V/ns) or for the lower noise transition (1 V/ns). For high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less noise, and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast slew rate can be used to achieve the highest speed. The slew rate is adjusted independent of power.

POWER-UP RESET/SET

All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the control generator, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the control generator or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the V_{CC} rise must be monotonic and the clock must be inactive until the reset delay time has elapsed.

**Select devices have been discontinued.
See Ordering Information section for product status.**


Select devices have been discontinued.
See Ordering Information section for product status.

SECURITY BIT

A programmable security bit is provided on the MACH 5 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

Select devices have been discontinued.
See Ordering Information section for product status.


BLOCK DIAGRAM — M5(LV)-256/XXX




20446G-009

BLOCK DIAGRAM — M5(LV)-512/XXX

SEGMENT 5



SEGMENT 6





INTERCONNECT

Continued

SEGMENT 4

SEGMENT 3



**Select devices have been discontinued.
See Ordering Information section for product status.**

Select devices have been discontinued.
See Ordering Information section for product status.

ABSOLUTE MAXIMUM RATINGS

M5

Storage Temperature.....	-65°C to +150°C
Device Junction Temperature (Note 1).....	+130°C or +150°C
Supply Voltage with Respect to Ground	-0.5 V to +7.0 V
DC Input Voltage	-0.5 V to 5.5 V
Static Discharge Voltage.....	2000 V
Latchup Current (-40°C to +85°C)	200 mA
<i>Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.</i>	

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)	
Operating in Free Air.....	0°C to +70°C
Supply Voltage (V_{CC}) with Respect to Ground.....	+4.75 V to +5.25 V

Industrial (I) Devices

Ambient Temperature (T_A)	
Operating in Free Air.....	-40°C to +85°C
Supply Voltage (V_{CC}) with Respect to Ground.....	+4.5 V to +5.5 V
<i>Operating ranges define those limits between which the functionality of the device is guaranteed.</i>	

5-V DC CHARACTERISTICS OVER OPERATING RANGES

Parameter Symbol	Parameter Description	Test Description	Min	Typ	Max	Unit
V_{OH}	Output HIGH Voltage (For M5-128/1, M5-192/1, M5-256/1, M5-320, M5-384, M5-512 Devices)	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}, V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
		$I_{OH} = -100 \mu\text{A}, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL}$		3.3	3.6	V
	Output HIGH Voltage (For M5-128, M5-192, M5-256 Devices)	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}, V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
		$I_{OH} = -2.5 \text{ mA}, V_{CC} = 5.25 \text{ V}, V_{IN} = V_{IH} \text{ or } V_{IL}$			3.6	V
V_{OL}	Output LOW Voltage (Note 2)	$I_{OL} = +16 \text{ mA}, V_{CC} = \text{Min}, V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0			V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)			0.8	V
I_{IH}	Input HIGH Leakage Current	$V_{IN} = 5.25, V_{CC} = \text{Max}$ (Note 4)			10	μA
I_{IL}	Input LOW Leakage Current	$V_{IN} = 0, V_{CC} = \text{Max}$ (Note 4)			-10	μA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 4)			10	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 4)			-10	μA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5 \text{ V}, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 5)	-30		-180	mA

Note:

- 150° for M5-128, M5-192 and M5-256 devices. 130° for M5-128/1, M5-192/1, M5-256/1, M5-320, M5-384 and M5-512 devices.
- Total I_{OL} between ground pins should not exceed 64 mA.
- These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
- I/O pin leakage is the worst case of I_{IL} and I_{OZL} or I_{IH} and I_{OZH} .
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.

Select devices have been discontinued.
See Ordering Information section for product status.

ABSOLUTE MAXIMUM RATINGS

M5LV

Storage Temperature.....	-65°C to +150°C
Device Junction Temperature.....	+130°C
Supply Voltage with Respect to Ground	-0.5 V to +4.5 V
DC Input Voltage	-0.5 V to 5.5 V
Static Discharge Voltage.....	2000 V
Latchup Current (-40°C to +85°C)	200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)	
Operating in Free Air.....	0°C to +70°C
Supply Voltage (V_{CC}) with Respect to Ground.....	+3.0 V to +3.6 V

Industrial (I) Devices

Ambient Temperature (T_A)	
Operating in Free Air.....	40°C to +85°C
Supply Voltage (V_{CC}) with Respect to Ground.....	+3.0 V to +3.6 V
<i>Operating ranges define those limits between which the functionality of the device is guaranteed.</i>	

3.3-V DC CHARACTERISTICS OVER OPERATING RANGES

Parameter Symbol	Parameter Description	Test Description		Min	Max	Unit
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min}$	$I_{OH} = -100 \mu\text{A}$	$V_{CC} = 0.2$		V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = 3.2 \text{ mA}$	2.4		V
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min}$	$I_{OL} = 100 \mu\text{A}$		0.2	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 16 \text{ mA } (\text{Note 1})$		0.5	V
V_{IH}	Input HIGH Voltage	$V_{OUT} \geq V_{OH} \text{ Min or } V_{OUT} \leq V_{OL} \text{ Max } (\text{Note 2})$		2.0	5.5	V
V_{IL}	Input LOW Voltage	$V_{OUT} \geq V_{OH} \text{ Min or } V_{OUT} \leq V_{OL} \text{ Max } (\text{Note 2})$		-0.3	0.8	V
I_{IH}	Input HIGH Leakage Current	$V_{IN} = 3.6, V_{CC} = \text{Max } (\text{Note 3})$			10	μA
I_{IL}	Input LOW Leakage Current	$V_{IN} = 0, V_{CC} = \text{Max } (\text{Note 3})$			-10	μA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 3.6, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			10	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			-10	μA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5 V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 4)}$		-15	-160	mA

Notes:

1. Total I_{OL} between ground pins should not exceed 64 mA.
2. These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
3. I/O pin leakage is the worst case of I_{IL} and I_{OZL} or I_{IH} and I_{OZH} .
4. Not more than one output should be shorted at one time. Duration of the short-circuit should not exceed one second.

Select devices have been discontinued.
See Ordering Information section for product status.

M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹ (CONTINUED)

	-5		-6		-7		-10		-12		-15		-20		Unit	
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Power Delays:																
t _{PL1}	Power level 1 delay (Note 2)		4.0 (5.0)		4.0		4.0 (5.0)		4.0 (5.0)		4.0 (5.0)		4.0 (5.0)		4.0 (5.0)	ns
t _{PL2}	Power level 2 delay (Note 2)		6.0 (9.0)		6.0		6.0 (9.0)		6.0 (9.0)		6.0 (9.0)		6.0 (9.0)		6.0 (9.0)	ns
t _{PL3}	Power level 3 delay (Note 2)		9.0 (17.5)		9.0		9.0 (17.5)		9.0 (17.5)		9.0 (17.5)		9.0 (17.5)		9.0 (17.5)	ns
Additional Cluster Delay:																
t _{PT}	Product term cluster delay		0.3		0.3		0.3		0.3		0.3		0.3		0.3	ns
Interconnect Delays:																
t _{BLK}	Block interconnect delay		1.5		1.5		1.5		2.0		2.0		2.0		2.0	ns
t _{SEG}	Segment interconnect delay		4.5		4.5		5.0		6.0		6.0		6.0		6.0	ns
Reset and Preset Delays:																
t _{SRI}	Asynchronous reset or preset to internal register output		6.0		8.0		8.0		10.0		12.0		14.0		16.0	ns
t _{SR}	Asynchronous reset or preset to register output		8.0		10.0		10.0		12.0		14.0		16.0		18.0	ns
t _{SRR}	Reset and set register recovery time	5.5		7.5		7.5		8.0		9.0		10.0		11.0		ns
t _{SRW}	Asynchronous reset or preset width	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
Clock Enable Delays:																
t _{CES}	Clock enable setup time	4.0		5.0		5.0		6.0		7.0		7.0		8.0		ns
t _{CEH}	Clock enable hold time	3.0		4.0		4.0		5.0		6.0		6.0		7.0		ns
Width:																
t _{WLS}	Global clock width low (Note 3)	2.5		3.0		3.0		4.0		5.0		6.0		6.0		ns
t _{WHS}	Global clock width high (Note 3)	2.5		3.0		3.0		4.0		5.0		6.0		6.0		ns
t _{WLA}	Product term clock width low	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{WHA}	Product term clock width high	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{GWA}	Gate width low (for low transparent) or high (for high transparent)	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns
t _{WIR}	Input register clock width low or high	3.0		4.0		4.0		5.0		6.0		7.0		8.0		ns





Figure 9. I_{CC} Curves at High/Low Power Modes

Select devices have been discontinued.
See Ordering Information section for product status.

100-PIN PQFP CONNECTION DIAGRAM

Top View

100-Pin PQFP (68 I/O)




*Package obsolete, contact factory.

20446G-016

Pin Designations


CLK	=	Clock		V _{CC}	=	Supply Voltage
GND	=	Ground		TDI	=	Test Data In
I	=	Input		TCK	=	Test Clock
I/O	=	Input/Output		TMS	=	Test Mode Select
NC	=	No Connect		TDO	=	Test Data Out



100-PIN TQFP CONNECTION DIAGRAM – 68 I/O

Top View

100-Pin TQFP (68 I/O)




**Select devices have been discontinued.
See Ordering Information section for product status.**

*Package obsolete, contact factory.

20446G-017

Pin Designations


CLK	= Clock	V _{CC}	= Supply Voltage
GND	= Ground	TDI	= Test Data In
I	= Input	TCK	= Test Clock
I/O	= Input/Output	TMS	= Test Mode Select
NC	= No Connect	TDO	= Test Data Out



100-PIN TQFP CONNECTION DIAGRAM – 74 I/O

Top View

100-Pin TQFP (74 I/O)




Select devices have been discontinued.
See Ordering Information section for product status.

20446G-018

Pin Designations

CLK	=	Clock
GND	=	Ground
I	=	Input
I/O	=	Input/Output
NC	=	No Connect


V _{CC}	= Supply Voltage
TDI	= Test Data In
TCK	= Test Clock
TMS	= Test Mode Select
TDO	= Test Data Out



144-PIN PQFP CONNECTION DIAGRAM

Top View

144-Pin PQFP




*Package obsolete, contact factory.

20446G-019

**Select devices have been discontinued.
See Ordering Information section for product status.**

Pin Designations

CLK	= Clock	V _{CC}	= Supply Voltage
GND	= Ground	TDI	= Test Data In
I	= Input	TCK	= Test Clock
I/O	= Input/Output	TMS	= Test Mode Select
NC	= No Connect	TDO	= Test Data Out




Select devices have been discontinued.
See Ordering Information section for product status.

144-PIN TQFP CONNECTION DIAGRAM

Top View


144-Pin TQFP



160-PIN PQFP CONNECTION DIAGRAM


Top View

160-Pin PQFP (128, 192, 256 Macrocells)



160-PIN PQFP (WITH INTERNAL HEAT SPREADER) CONNECTION DIAGRAM

160-Pin PQFP (320, 384, 512 Macrocells)



*Package obsolete, contact factory.

20446G-022

Pin Designations

CLK = Clock

GND ≡ Ground

I \equiv Input

I/O ≡ Input/Output

NC = No Connect


V_{CC} = Supply Voltage

TDI = Test Data In

TCK ≡ Test Clock

TMS ≡ Test Mode Select

TDO ≡ Test Data Out



Select devices have been discontinued.
See Ordering Information section for product status

256-BALL BGA CONNECTION DIAGRAM — M5-320

Bottom View (Macrocell Association)

256-Ball BGA

	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
A	GND	0B2	GND	0B13	4A14	GND	4A8	4A4	GND	GND	GND	4B4	4B8	GND	4B14	3B13	GND	GND	GND	A	
B	GND	0A3	0B8	0B11	4A15	4A11	4A10	4A6	4A3	4A0	4B0	4B3	4B6	4B10	4B11	4B15	3B11	3B8	3B2	GND	B
C	0D15	0A8	V _{CC}	0B3	0B4	0B12	4A13	4A9	4A5	4A1	4B1	4B5	4B9	4B13	3B12	3B4	3B3	V _{CC}	3A3	3A11	C
D	0D13	0A11	0A2	V _{CC}	V _{CC}	0B7	V _{CC}	4A12	4A7	4A2	4B2	4B7	4B12	V _{CC}	3B7	V _{CC}	3A2	3A8	3D15	D	
E	0D10	0A13	0A4	TDI												TDO	3A4	3A13	3D12	E	
F	GND	0D12	0A12	0A7												3A7	3A12	3D13	GND	F	
G	0D7	0D8	0D14	V _{CC}												V _{CC}	3D14	3D9	3D7	G	
H	GND	0D4	0D9	0D11												3D11	3D10	3D8	GND	H	
J	0D2	0D3	0D5	0D6												3D6	3D5	3D4	3D3	J	
K	GND	I/O/CLK0	0D0	0D1												3D1	3D0	I/O/CLK3	3D2	K	
L	1D2	I/O/CLK1	1D0	1D1												2D1	2D0	I/O/CLK2	GND	L	
M	1D3	1D4	1D5	1D6												2D6	2D5	2D3	2D2	M	
N	GND	1D8	1D10	1D11												2D11	2D9	2D4	GND	N	
P	1D7	1D9	1D14	V _{CC}												V _{CC}	2D14	2D8	2D7	P	
R	GND	1D13	1A14	1A11												2A11	2A14	2D12	GND	R	
T	1D12	1A15	1A10	TCK												TMS	2A10	2A15	2D10	T	
U	1D15	1A12	1A8	V _{CC}	V _{CC}	1A4	V _{CC}	1B3	1B8	1B13	2B13	2B8	2B3	V _{CC}	2A4	V _{CC}	2A8	2A13	2D13	U	
V	1A13	1A9	V _{CC}	1A6	1A5	1A1	1B2	1B6	1B10	1B14	2B14	2B10	2B6	2B2	2A1	2A5	2A6	V _{CC}	2A12	2D15	V
W	GND	1A7	1A3	1A2	1B0	1B4	1B5	1B9	1B12	1B15	2B15	2B12	2B9	2B5	2B4	2B0	2A2	2A3	2A9	GND	W
Y	GND	GND	GND	1A0	1B1	GND	1B7	1B11	GND	GND	2B11	2B7	GND	2B1	2A0	GND	2A7	GND	Y		
	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	

Pin Designations

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- V_{CC} = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out

The diagram illustrates the pin assignments for three main functional blocks:

- Macrocell (0-15):** Pins 4, 15, and 16.
- PAL Block (A-D):** Pins 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20.
- Segment (0-4):** Pins 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20.

Select devices have been discontinued.
See Ordering Information section for product status.

352-BALL BGA CONNECTION DIAGRAM — M5-512, M5LV-512

Bottom View (I/O Pin-outs)

352-Ball BGA

A	NC	GND	NC	I/O51	GND	I/O73	I/O80	I/O87	GND	I/O101	NC	I/O114	GND	I/O128	I/O134	I/O142	GND	I/O156	I/O162	GND	NC	GND	NC	NC	A			
B	NC	GND	NC	I/O52	I/O68	I/O74	I/O81	I/O88	I/O95	I/O102	I/O107	I/O115	I/O122	I/O129	I/O135	I/O143	I/O150	I/O157	I/O163	I/O169	I/O176	I/O183	I/O188	GND	NC	NC	B	
C	GND	I/O11	TDI	I/O53	I/O69	I/O75	I/O82	I/O89	I/O96	I/O103	I/O108	I/O116	I/O123	I/O130	I/O136	I/O144	I/O151	I/O158	I/O160	I/O169	I/O170	I/O177	I/O184	NC	NC	NC	C	
D	I/O0	I/O12	I/O32	V _{CC}	I/O70	I/O76	I/O83	I/O90	V _{CC}	I/O104	I/O109	I/O117	V _{CC}	I/O131	I/O137	I/O145	V _{CC}	I/O159	I/O165	I/O171	I/O178	V _{CC}	TDO	I/O205	I/O224	GND	D	
E	NC	I/O13	I/O33	I/O54																	I/O189	I/O206	I/O225	NC	NC	E		
F	GND	I/O14	I/O34	I/O55																	I/O190	I/O207	I/O226	I/O245		F		
G	I/O1	I/O15	I/O35	V _{CC}																	I/O191	I/O208	I/O227	GND	G			
H	I/O2	I/O16	I/O36	I/O56																	V _{CC}	I/O209	I/O228	I/O246	H			
J	GND	I/O17	I/O37	V _{CC}																	I/O192	I/O210	I/O229	I/O247	J			
K	I/O3	I/O18	I/O38	I/O57																	V _{CC}	I/O211	I/O230	GND	K			
L	I/O4	I/O19	I/O39	I/O58																	I/O193	I/O212	I/O231	I/O248	L			
M	I/O5	I/O20	I/O40	I/O59																	I/O194	I/O213	I/O232	I/O249	M			
N	GND	I/O21	I/OCLK0	V _{CC}																	I/O195	I/O214	I/O233	I/OCLK3	N			
P	I/OCLK1	I/O22	I/O41	I/O60																	V _{CC}	I/O215	I/O234	GND	P			
R	I/O6	I/O23	I/O42	I/O61																	I/O196	I/O216	I/O235	I/O250	R			
T	I/O7	I/O24	I/O43	I/O62																	I/O197	I/O216	I/O236	I/O251	T			
U	GND	I/O25	I/O44	V _{CC}																	I/O198	I/O217	I/O237	I/O252	U			
V	I/O8	I/O26	I/O45	I/O63																	V _{CC}	I/O218	I/O238	GND	V			
W	I/O9	I/O27	I/O46	V _{CC}																	I/O199	I/O219	I/O239	I/O253	W			
Y	GND	I/O28	I/O47	I/O64																	V _{CC}	I/O220	I/O240	I/O254	Y			
AA	I/O10	I/O29	I/O48	I/O65																	I/O200	I/O221	I/O241	GND	AA			
AB	NC	I/O30	I/O49	I/O66																	I/O201	I/O222	I/O242	NC	AB			
AC	GND	I/O31	I/O50	TCK	V _{CC}	I/O77	I/O84	I/O91	I/O97	V _{CC}	I/O110	I/O118	I/O124	V _{CC}	I/O138	I/O146	I/O152	V _{CC}	I/O168	I/O172	I/O179	I/O185	V _{CC}	I/O223	I/O243	I/O255	AC	
AD	NC	NC	NC	NC	I/O71	I/O78	I/O85	I/O92	I/O98	I/O105	I/O111	I/O119	I/O125	I/O132	I/O139	I/O147	I/O153	I/O160	I/O167	I/O173	I/O180	I/O186	I/O202	TMS	I/O244	GND	AD	
AE	NC	NC	GND	I/O67	I/O72	I/O79	I/O86	I/O93	I/O99	I/O106	I/O112	I/O120	I/O126	I/O133	I/O140	I/O154	I/O161	I/O168	I/O174	I/O181	I/O187	I/O191	I/O203	NC	GND	NC	AE	
AF	NC	NC	GND	NC	GND	NC	GND	I/O94	I/O100	GND	I/O113	I/O121	I/O127	GND	I/O141	I/O149	I/O155	GND	I/O175	I/O182	GND	I/O204	NC	GND	NC	AF		
26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1			

Pin Designations

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- V_{CC} = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out

20446G-030


Select devices have been discontinued.

See Ordering Information section for product status.

Select devices have been discontinued.
See Ordering Information section for product status.

3.3V M5LV ORDERING INFORMATION¹

Lattice standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Note:

1. See below for valid device/package combinations.

Valid Combinations		
M5LV-128/68		VC, VI
M5LV-128/74		VC, VI
M5LV-128/104		VC, VI
M5LV-128/120	Commercial: -5, -7, -10, -12	YC, YI
M5LV-256/68		YC, YI
M5LV-256/74	Industrial: -7, -10, -12, -15	VC, VI
M5LV-256/104		VC, VI
M5LV-256/120		YC, YI
M5LV-256/160		YC, YI

Device Marking

Actual device marking differs from the ordering part number (OPN). All MACH devices are dual-marked with both Commercial and Industrial grades. The Industrial grade is slower, i.e., M5LV-512/256-7AC-10AI.

Valid Combinations		
M5LV-320/120		YC, YI
M5LV-320/160	Commercial: -6, -7, -10, -12, -15	YC, YI
M5LV-384/120		YC, YI
M5LV-384/160		YC, YI
M5LV-512/120	Industrial: -10, -12, -15, -20	YC, YI
M5LV-512/160		YC, YI
M5LV-512/256		SAC, SAI

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Lattice sales office to confirm availability of specific valid combinations and to check on newly released combinations.