




Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	15 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	512
Number of Gates	-
Number of I/O	120
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	160-BQFP
Supplier Device Package	160-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/m5lv-512-120-15yc

and both the 3.3-V and the 5-V device versions are in-system programmable through an IEEE 1149.1 Test Access Port (TAP) interface.

FUNCTIONAL DESCRIPTION

The MACH 5 architecture consists of PAL blocks connected by two levels of interconnect. The **block interconnect** provides routing among 4 PAL blocks. This grouping of PAL blocks joined by the block interconnect is called a **segment**. The second level of interconnect, the **segment interconnect**, ties all of the segments together. The only logic difference between any two MACH 5 devices is the number of segments. Therefore, once a designer is familiar with one device, consistent performance can be expected across the entire family. All devices have four clock pins available which can also be used as logic inputs.




Figure 1. MACH 5 Block Diagram

20446G-001

The MACH 5 PAL blocks consist of the elements listed below (Figure 2). While each PAL block resembles an independent PAL device, it has superior control and logic generation capabilities.

- ◆ I/O cells
- ◆ Product-term array and Logic Allocator
- ◆ Macrocells
- ◆ Register control generator
- ◆ Output enable generator

I/O Cells

The I/Os associated with each PAL block have a path directly back to that PAL block called **local feedback**. If the I/O is used in another PAL block, the **interconnect feeder** assigns a **block interconnect** line to that signal. The interconnect feeder acts as an input switch matrix. The block and segment interconnects provide connections between any two signals in a device. The **block feeder** assigns block interconnect lines and local feedback lines to the PAL block inputs.


Select devices have been discontinued.
See Ordering Information section for product status.

Macrocells

The macrocells for MACH 5 devices consist of a storage element which can be configured for combinatorial, registered or latched operation (Figure 3). The D-type flip-flops can be configured as T-type, J-K, or S-R operation through the use of the XOR gate associated with each macrocell.

Each PAL block has the capability to provide two input registers by using macrocells 0 and 15. In order to use this option, these macrocells must be accessed via the I/O pins associated with macrocells 3 and 12, respectively. Once the macrocell is used as an input register, it cannot be used for logic, so its clusters can be re-directed through the logic allocator to another macrocell. The

I/O pins associated with macrocells 0 and 15 can still be used as input pins. Although the I/O pins for macrocells 3 and 12 are used to connect to the input registers, these macrocells can still be used as “buried” macrocells to drive device logic via the matrix.



20446G-003

Figure 3. Macrocell Diagram

Control Generator

The control generator provides four configurable clock lines and three configurable set/reset lines to each macrocell in a PAL block. Any of the four clock lines and any of the three set/reset lines can be independently selected by any flip-flop within a block. The clock lines can be configured to provide synchronous global (pin) clocks and asynchronous product term clocks, sum term clocks, and latch enables (Figure 4). Three of the four global clocks, as well as two product-term clocks and one sum-term clock, are available per PAL block. Positive or negative edge clocking is available as well as advanced clocking features such as **complementary** and **biphase** clocking. Complementary clocking provides two clock lines exactly 180 degrees out of phase, and is useful in applications such as fast data paths. A biphase clock line clocks flip-flops on both the positive and negative edges of the clock. The configuration options for the four clock lines per PAL block are as follows:

Clock Line 0 Options

- ◆ Global clock (0, 1, 2, or 3) with positive or negative edge clock enable
- ◆ Product-term clock ($A*B*C$)
- ◆ Sum-term clock ($A+B+C$)

Clock Line 1 Options

- ◆ Global clock (0, 1, 2, or 3) with positive edge clock enable
- ◆ Global clock (0, 1, 2, or 3) with negative edge clock enable

Select devices have been discontinued.
See Ordering Information section for product status.


- ◆ Global clock (0, 1, 2, or 3) with positive and negative edge clock enable (biphase)

Clock Line 2 Options

- ◆ Global clock (0, 1, 2, or 3) with clock enable


Clock Line 3 Options

- ◆ Complement of clock line 2 (same clock enable)
- ◆ Product-term clock (if clock line 2 does not use clock enable)



20446G-004

Figure 4. Clock Generator



20446G-005

Figure 5. Set/Reset Generator

The set/reset generation portion of the control generator (Figure 5) creates three set/reset lines for the PAL block. Each macrocell can choose one of these three lines or choose no set/reset at all. All three lines can be configured for product term set/reset and two of the three lines can be configured as sum term set/reset and one of the lines can be configured as product-term or sum-term latch enable. While the set/reset signals are generated in the control generator, whether that signal sets or resets a flip-flop is determined within the individual macrocell. The same signal can set one flip-flop and reset another. PT2 or /PT2 can also be used as a latch enable for macrocells configured as latches.

**Select devices have been discontinued.
See Ordering Information section for product status.**

OE Generator

There is one output enable (OE) generator per PAL block that generates two product-term driven output enables. Each I/O cell is simply an output buffer. Each I/O cell within the PAL block can choose to be permanently enabled, permanently disabled, or choose one of the two product term output enables per PAL block (Figure 6).




Figure 6. Output Enable Generator and I/O Cell

20446G-006

Select devices have been discontinued.
See Ordering Information section for product status.

MACH 5 TIMING MODEL

The primary focus of the MACH 5 timing model is to accurately represent the timing in a MACH 5 device, and at the same time, be easy to understand. This model accurately describes all combinatorial and registered paths through the device, making a distinction between **internal feedback** and **external feedback**. A signal uses internal feedback when it is fed back into the switch matrix or block without having to go through the output buffer. The input register specifications are also reported as internal feedback. When a signal is fed back into the switch matrix after having gone through the output buffer, it is using external feedback.

The parameter, t_{BUF} is defined as the time it takes to go through the output buffer to the I/O pad. If a signal goes to the internal feedback rather than to the I/O pad, the parameter designator is followed by an "i". By adding t_{BUF} to this internal parameter, the external parameter is derived. For example, $t_{PD} = t_{PDi} + t_{BUF}$. A diagram representing the modularized MACH 5 timing model is shown in Figure 7. Refer to the Technical Note entitled *MACH 5 Timing and High Speed Design* for a more detailed discussion about the timing parameters.




Figure 7. MACH 5 Timing Model

20446G-014

Select devices have been discontinued.
See Ordering Information section for product status.




SECURITY BIT

A programmable security bit is provided on the MACH 5 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.


**Select devices have been discontinued.
See Ordering Information section for product status.**

BLOCK DIAGRAM — M5(LV)-128/XXX

SEGMENT 0




SEGMENT 1



Select devices have been discontinued.
See Ordering Information section for product status.

20446G-007


BLOCK DIAGRAM — M5(LV)-256/XXX



Select devices have been discontinued.
See Ordering Information section for product status.

20446G-009

BLOCK DIAGRAM — M5(LV)-384/XXX



Select devices have been discontinued.
See Ordering Information section for product status.

20446G-011

ABSOLUTE MAXIMUM RATINGS

M5

Storage Temperature. -65°C to +150°C
 Device Junction
 Temperature (Note 1) +130°C or +150°C
 Supply Voltage
 with Respect to Ground -0.5 V to +7.0 V
 DC Input Voltage -0.5 V to 5.5 V
 Static Discharge Voltage 2000 V
 Latchup Current (-40°C to +85°C) 200 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)
 Operating in Free Air. 0°C to +70°C
 Supply Voltage (V_{CC})
 with Respect to Ground. +4.75 V to +5.25 V

Industrial (I) Devices

Ambient Temperature (T_A)
 Operating in Free Air. -40°C to +85°C
 Supply Voltage (V_{CC})
 with Respect to Ground. +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Select devices have been discontinued.
See Ordering Information section for product status.

5-V DC CHARACTERISTICS OVER OPERATING RANGES

Parameter Symbol	Parameter Description	Test Description	Min	Typ	Max	Unit
V_{OH}	Output HIGH Voltage (For M5-128/1, M5-192/1, M5-256/1, M5-320, M5-384, M5-512 Devices)	$I_{OH} = -3.2 \text{ mA}$, $V_{CC} = \text{Min}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
		$I_{OH} = -100 \mu\text{A}$, $V_{CC} = \text{Max}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$		3.3	3.6	V
	Output HIGH Voltage (For M5-128, M5-192, M5-256 Devices)	$I_{OH} = -3.2 \text{ mA}$, $V_{CC} = \text{Min}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			V
		$I_{OH} = -2.5 \text{ mA}$, $V_{CC} = 5.25 \text{ V}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$			3.6	V
V_{OL}	Output LOW Voltage (Note 2)	$I_{OL} = +16 \text{ mA}$, $V_{CC} = \text{Min}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0			V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)			0.8	V
I_{IH}	Input HIGH Leakage Current	$V_{IN} = 5.25$, $V_{CC} = \text{Max}$ (Note 4)			10	μA
I_{IL}	Input LOW Leakage Current	$V_{IN} = 0$, $V_{CC} = \text{Max}$ (Note 4)			-10	μA
I_{OZH}	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25$, $V_{CC} = \text{Max}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 4)			10	μA
I_{OZL}	Off-State Output Leakage Current LOW	$V_{OUT} = 0$, $V_{CC} = \text{Max}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 4)			-10	μA
I_{SC}	Output Short-Circuit Current	$V_{OUT} = 0.5 V_{CC} = \text{Max}$, $V_{IN} = V_{IH} \text{ or } V_{IL}$ (Note 5)	-30		-180	mA

Note:

- 150° for M5-128, M5-192 and M5-256 devices. 130° for M5-128/1, M5-192/1, M5-256/1, M5-320, M5-384 and M5-512 devices.
- Total I_{OL} between ground pins should not exceed 64 mA.
- These are absolute values with respect to device ground, and all overshoots due to system and/or tester noise are included.
- I/O pin leakage is the worst case of I_{IL} and I_{OZL} or I_{IH} and I_{OZH} .
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.

M5(LV) TIMING PARAMETERS OVER OPERATING RANGES¹ (CONTINUED)

		-5		-6		-7		-10		-12		-15		-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Frequency:																
f _{MAX}	External feedback, PAL block level. Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SS} + t _{COS})	133		125		100		83.3		71.4		55.6		45.5		MHz
	Internal feedback, PAL block level. Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SS} + t _{COSi})	182		167		125		100		83.3		62.5		50.0		MHz
	No feedback PAL block level. Min of 1/(t _{WLS} + t _{WHS}) or 1/(t _{SS} + t _{HS})	200		167		167		125		100		83.3		83.3		MHz
f _{MAXA}	External feedback, PAL block level. Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SA} + t _{COA})	91		91		71.4		58.8		47.6		41.7		35.7		MHz
	Internal feedback, PAL block level. Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SA} + t _{COAi})	111		111		83.3		66.7		52.6		45.5		38.5		MHz
	No feedback, PAL block level. Min of 1/(t _{WLA} + t _{WHA}) or 1/(t _{SA} + t _{HA})	167		125		125		100		83.3		71.4		62.5		MHz
f _{MAXI}	Maximum input register frequency 1/(t _{SIRS} +t _{HIRS}) or 1/(2 x t _{WICW})	167		125		125		100		83.3		71.4		62.5		MHz

Notes:

1. See "MACH Switching Test Circuits" documentation on the Lattice Data Book CD-ROM or Lattice web site.
2. Numbers in parentheses are for M5-128, M5-192, M5-256.
3. If a signal is used as both a clock and a logic array input, then the maximum input frequency applies ($f_{MAX}/2$).

Select devices have been discontinued.
See Ordering Information section for product status.





Figure 9. I_{CC} Curves at High/Low Power Modes

Select devices have been discontinued.
See Ordering Information section for product status.

144-PIN PQFP CONNECTION DIAGRAM

Top View

144-Pin PQFP




*Package obsolete, contact factory.

20446G-019

Pin Designations

CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect

V _{CC}	=	Supply Voltage
TDI	=	Test Data In
TCK	=	Test Clock
TMS	=	Test Mode Select
TDO	=	Test Data Out




**Select devices have been discontinued.
See Ordering Information section for product status.**

144-PIN TQFP CONNECTION DIAGRAM

Top View

144-Pin TQFP




Select devices have been discontinued.
See Ordering Information section for product status.

20446G-020

Pin Designations

CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect


V_{CC} = Supply Voltage
TDI = Test Data In
TCK = Test Clock
TMS = Test Mode Select
TDO = Test Data Out



208-PIN PQFP CONNECTION DIAGRAM

Top View

208-Pin PQFP (256 Macrocells)




Select devices have been discontinued.
See Ordering Information section for product status.

20446G-023


Pin Designations

CLK = Clock	VCC = Supply Voltage
GND = Ground	TDI = Test Data In
I = Input	TCK = Test Clock
I/O = Input/Output	TMS = Test Mode Select
NC = No Connect	TDO = Test Data Out



208-PIN PQFP (WITH INTERNAL HEAT SPREADER) CONNECTION DIAGRAM Top View

208-Pin PQFP (320, 384, 512 Macrocells)



Select devices have been discontinued.
See Ordering Information section for product status.

20446G-024

256-BALL BGA CONNECTION DIAGRAM — M5-320

Bottom View (I/O Pin-outs)

256-Ball BGA

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y	
1	GND	GND	I/O181	I/O182	I/O183	GND	I/O184	GND	I/O185	I/O186	GND	I/O187	GND	I/O188	GND	I/O189	I/O190	I/O191	GND	GND	
2	GND	I/O164	I/O165	I/O166	I/O167	I/O168	I/O169	I/O170	I/O171	I/O172	I/O173	I/O174	I/O175	I/O176	I/O177	I/O178	I/O179	I/O180	GND	GND	
3	GND	I/O148	V _{CC}	I/O149	I/O150	I/O151	I/O152	I/O153	I/O154	I/O155	I/O156	I/O157	I/O158	I/O159	I/O160	I/O161	I/O162	V _{CC}	I/O163	GND	
4	I/O134	I/O135	I/O136	V _{CC}	TDO	I/O137	V _{CC}	I/O138	I/O139	I/O140	I/O141	I/O142	I/O143	V _{CC}	I/O144	TMS	V _{CC}	I/O145	I/O146	I/O147	
5	I/O128	I/O129	I/O130	V _{CC}	Pin Designations CLK = Clock GND = Ground I = Input I/O = Input/Output NC = No Connect V_{CC} = Supply Voltage TDI = Test Data In TCK = Test Clock TMS = Test Mode Select TDO = Test Data Out	I/O122	I/O123	I/O124	GND	I/O108	I/O109	I/O110	I/O111	I/O102	I/O103	I/O104	I/O99	I/O105	I/O106	I/O107	I/O108
6	GND	I/O117	I/O118	V _{CC}		I/O96	I/O97	I/O98	I/O92	I/O86	I/O79	V _{CC}	I/O70	I/O64	I/O65	V _{CC}	I/O67	I/O68	I/O69	I/O63	
7	I/O116	I/O117	I/O118	V _{CC}		GND	I/O90	I/O91	I/O85	I/O78	I/O76	I/O77	I/O71	I/O64	I/O65	V _{CC}	I/O67	I/O68	I/O69	I/O63	
8	I/O108	I/O109	I/O110	V _{CC}		GND	I/O96	I/O97	I/O98	I/O92	I/O86	I/O79	I/O76	I/O77	I/O72	V _{CC}	I/O67	I/O68	I/O69	I/O63	
9	GND	I/O102	I/O110	I/O104		GND	I/O96	I/O97	I/O98	I/O92	I/O86	I/O79	I/O76	I/O77	I/O72	V _{CC}	I/O67	I/O68	I/O69	I/O63	
10	GND	I/O96	I/O97	I/O98		GND	I/O96	I/O97	I/O98	I/O92	I/O86	I/O79	I/O76	I/O77	I/O72	V _{CC}	I/O67	I/O68	I/O69	I/O63	
11	GND	I/O90	I/O91	I/O92		GND	I/O96	I/O97	I/O98	I/O92	I/O86	I/O79	I/O76	I/O77	I/O72	V _{CC}	I/O67	I/O68	I/O69	I/O63	
12	GND	I/O84	I/O85	I/O86		GND	I/O96	I/O97	I/O98	I/O92	I/O86	I/O79	I/O76	I/O77	I/O72	V _{CC}	I/O67	I/O68	I/O69	I/O63	
13	I/O76	I/O77	I/O78	I/O79		I/O76	I/O77	I/O78	I/O79	I/O76	I/O77	I/O78	I/O79	I/O76	I/O77	I/O78	I/O79	I/O76	I/O77	I/O78	I/O79
14	I/O70	I/O71	I/O72	V _{CC}		I/O70	I/O71	I/O72	V _{CC}	I/O70	I/O71	I/O72	V _{CC}	I/O70	I/O71	I/O72	V _{CC}	I/O70	I/O71	I/O72	V _{CC}
15	GND	I/O64	I/O65	I/O66		GND	I/O64	I/O65	I/O66	GND	I/O64	I/O65	I/O66	GND	I/O64	I/O65	I/O66	GND	I/O64	I/O65	I/O66
16	I/O58	I/O59	I/O60	V _{CC}		I/O58	I/O59	I/O60	V _{CC}	I/O58	I/O59	I/O60	V _{CC}	I/O58	I/O59	I/O60	V _{CC}	I/O58	I/O59	I/O60	V _{CC}
17	I/O44	I/O45	I/O46	V _{CC}		TDI	I/O47	V _{CC}	I/O48	I/O49	I/O50	I/O51	I/O52	I/O53	V _{CC}	I/O54	TCK	V _{CC}	I/O55	I/O56	I/O57
18	GND	I/O28	V _{CC}	I/O29		I/O30	I/O31	I/O32	I/O33	I/O34	I/O35	I/O36	I/O37	I/O38	I/O39	I/O40	I/O41	I/O42	V _{CC}	I/O43	GND
19	I/O11	I/O12	I/O13	I/O14		I/O15	I/O16	I/O17	I/O18	I/O19	I/O20	I/O21	I/O22	I/O23	I/O24	I/O25	I/O26	I/O27	I/O28	GND	GND
20	GND	GND	I/O0	I/O1		I/O2	GND	I/O3	GND	I/O4	GND	I/O5	I/O6	GND	I/O7	GND	I/O8	I/O9	I/O10	GND	GND


20446G-026

Select devices have been discontinued.
See Ordering Information section for product status.

256-BALL BGA CONNECTION DIAGRAM — M5-320

Bottom View (Macrocell Association)

256-Ball BGA

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y													
1	GND	GND	3A11	3D15	3D12	GND	3D7	GND	3D3	3D2	GND	2D2	GND	2D7	GND	2D10	2D13	2D15	GND	GND	1												
2	GND	3B2	3A3	3A8	3A13	3D13	3D9	3D8	3D4	I3/CLK3	I2/CLK2	2D3	2D4	2D8	2D12	2A15	2A13	2A12	2A9	2A7	2												
3	GND	3B8	V _{CC}	3A2	3A4	3A12	3D14	3D10	3D5	3D0	2D0	2D5	2D9	2D14	2A14	2A10	2A8	V _{CC}	2A3	GND	3												
4	3B13	3B11	3B3	V _{CC}	TDO	3A7	V _{CC}	3D11	3D6	3D1	2D1	2D6	2D11	V _{CC}	2A11	TMS	V _{CC}	2A6	2A2	2A0	4												
5	4B14	4B15	3B4	V _{CC}	Pin Designations CLK = Clock GND = Ground I = Input I/O = Input/Output NC = No Connect V_{CC} = Supply Voltage TDI = Test Data In TCK = Test Clock TMS = Test Mode Select TDO = Test Data Out  <td>V_{CC}</td> <td>2A4</td> <td>2A1</td> <td>2B0</td> <td>2B1</td> <td colspan="3"></td> <td>5</td>												V _{CC}	2A4	2A1	2B0	2B1				5								
6	GND	4B11	3B12	3B7																									V _{CC}	2A1	2B4	GND	6
7	4B8	4B10	4B13	V _{CC}																									V _{CC}	2B2	2B5	2B7	7
8	4B4	4B6	4B9	4B12																									2B3	2B6	2B9	2B11	8
9	GND	4B3	4B5	4B7																									2B8	2B10	2B12	GND	9
10	GND	4B0	4B1	4B2																									2B13	2B14	2B15	GND	10
11	GND	4A0	4A1	4A2																									1B13	1B14	1B15	GND	11
12	GND	4A3	4A5	4A7																									1B8	1B10	1B12	GND	12
13	4A4	4A6	4A9	4A12																									1B3	1B6	1B9	1B11	13
14	4A8	4A10	4A13	V _{CC}																									V _{CC}	1B2	1B5	1B7	14
15	GND	4A11	0B12	0B7													1A4	1A1	1B4	GND	15												
16	4A14	4A15	0B4	V _{CC}													V _{CC}	1A5	1B0	1B1	16												
17	0B13	0B11	0B3	V _{CC}	TDI	0A7	V _{CC}	0D11	0D6	0D1	1D1	1D6	1D11	V _{CC}	1A11	TCK	V _{CC}	1A6	1A2	1A0	17												
18	GND	0B8	V _{CC}	0A2	0A4	0A12	0D14	0D9	0D5	0D0	1D0	1D5	1D10	1D14	1A14	1A10	1A8	V _{CC}	GND	GND	18												
19	0B2	0A3	0A8	0A11	0A13	0D12	0D8	0D4	0D3	I0/CLK0	I1/CLK1	1D4	1D8	1D9	1D13	1A15	1A12	1A9	1A7	GND	GND	19											
20	GND	GND	0D15	0D13	0D10	GND	0D7	GND	0D2	GND	1D2	1D3	GND	GND	1D12	1D15	1A13	GND	GND	GND	GND	20											

Select devices have been discontinued.
See Ordering Information section for product status.

352-BALL BGA CONNECTION DIAGRAM — M5-512, M5LV-512


Bottom View (Macrocell Association)

352-Ball BGA

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y	AA	AB	AC	AD	AE	AF																																																						
1	NC	NC	NC	GND	5A0	5A3	5A6	V _{CC}	5A11	V _{CC}	5D12	5D7	5D2	V _{CC}	4D3	4D8	4D12	V _{CC}	4A11	V _{CC}	4A4	4A0	V _{CC}	3A14	3A15	3A9	3A12																																																					
2	NC	NC	NC	5A2	5A5	5A9	5A14	5A15	5D13	5D10	5D8	5D4	5D0	4D0	4D2	4D6	4D10	4D13	4A15	4A12	4A9	4A8	4A3	4A1	GND	NC	NC																																																					
3	GND	GND	NC	5A1	5A4	5A7	5A8	5A10	5A13	5D14	5D9	5D5	5D1	I ₂ /CLK ₂	4D4	4D7	4D11	4D14	4A14	4A10	4A7	4A5	4A2	TMS	NC	NC	NC																																																					
4	NC	6A14	NC	TDO	5A0	5A3	5A6	V _{CC}	5A11	V _{CC}	5D12	5D7	5D2	V _{CC}	4D3	4D8	4D12	V _{CC}	4A11	V _{CC}	4A4	4A0	V _{CC}	3A14	3A15	3A9	3A12																																																					
5	GND	6A12	6A13	V _{CC}	Pin Designations CLK = Clock GND = Ground I = Input I/O = Input/Output NC = No Connect V_{CC} = Supply Voltage TDI = Test Data In TCK = Test Clock TMS = Test Mode Select TDO = Test Data Out 7 D 15 Segment (0-7) Macrocell (0-15) PAL Block (A-D)	6A15	6A11	6A7	6A3	V _{CC}	6B6	6B10	6B14	7B14	7B10	7B7	7B1	7A0	7A5	GND	7A10	NC	0A8	0A5	0A0	0A4	V _{CC}	0A11	0D14	0D11	0D12	0D8	0D7	0D4	I ₀ /CLK ₀	1D1	1D5	1D9	1D12	V _{CC}	1D11	1D13	1A13	1A11	V _{CC}	1A6	1A3	1A7	1A4	1A0	1A1	1A2	NC	NC	2A14	2A12	2A9	2A6	GND	2A1	2B1	2B6	2B10	2B14	GND	3B15	3B13	3B9	3B5	3B2	GND	3B6	3B10	3B7	3B3	V _{CC}	3A2	3A6	3A10	3A14
6	NC	6A9	6A10	6A15		6A11	6A7	6A3	V _{CC}	6B6	6B10	6B14	7B14	7B10	7B7	7B1	7A0	7A5	GND	7A10	NC	0A8	0A5	0A0	0A4	V _{CC}	0A11	0D14	0D11	0D12	0D8	0D7	0D4	I ₀ /CLK ₀	1D1	1D5	1D9	1D12	V _{CC}	1D11	1D13	1A13	1A11	V _{CC}	1A6	1A3	1A7	1A4	1A0	1A1	1A2	NC	NC	2A14	2A12	2A9	2A6	GND	2A1	2B1	2B6	2B10	2B14	GND	3B15	3B13	3B9	3B5	3B2	GND	3B6	3B10	3B7	3B3	V _{CC}	3A2	3A6	3A10	3A14	
7	GND	6A6	6A8	6A11		6A7	6A3	V _{CC}	6B6	6B10	6B14	7B14	7B10	7B7	7B1	7A0	7A5	GND	7A10	NC	0A8	0A5	0A0	0A4	V _{CC}	0A11	0D14	0D11	0D12	0D8	0D7	0D4	I ₀ /CLK ₀	1D1	1D5	1D9	1D12	V _{CC}	1D11	1D13	1A13	1A11	V _{CC}	1A6	1A3	1A7	1A4	1A0	1A1	1A2	NC	NC	2A14	2A12	2A9	2A6	GND	2A1	2B1	2B6	2B10	2B14	GND	3B15	3B13	3B9	3B5	3B2	GND	3B6	3B10	3B7	3B3	V _{CC}	3A2	3A6	3A10	3A14		
8	6A1	6A4	6A5	6A7		6A3	V _{CC}	6B6	6B10	6B14	7B14	7B10	7B7	7B1	7A0	7A5	GND	7A10	NC	0A8	0A5	0A0	0A4	V _{CC}	0A11	0D14	0D11	0D12	0D8	0D7	0D4	I ₀ /CLK ₀	1D1	1D5	1D9	1D12	V _{CC}	1D11	1D13	1A13	1A11	V _{CC}	1A6	1A3	1A7	1A4	1A0	1A1	1A2	NC	NC	2A14	2A12	2A9	2A6	GND	2A1	2B1	2B6	2B10	2B14	GND	3B15	3B13	3B9	3B5	3B2	GND	3B6	3B10	3B7	3B3	V _{CC}	3A2	3A6	3A10	3A14			
9	6B1	6A0	6A2	6A7		6A3	V _{CC}	6B6	6B10	6B14	7B14	7B10	7B7	7B1	7A0	7A5	GND	7A10	NC	0A8	0A5	0A0	0A4	V _{CC}	0A11	0D14	0D11	0D12	0D8	0D7	0D4	I ₀ /CLK ₀	1D1	1D5	1D9	1D12	V _{CC}	1D11	1D13	1A13	1A11	V _{CC}	1A6	1A3	1A7	1A4	1A0	1A1	1A2	NC	NC	2A14	2A12	2A9	2A6	GND	2A1	2B1	2B6	2B10	2B14	GND	3B15	3B13	3B9	3B5	3B2	GND	3B6	3B10	3B7	3B3	V _{CC}	3A2	3A6	3A10	3A14			
10	GND	6B2	6B0	V _{CC}		6A7	6A3	V _{CC}	6B6	6B10	6B14	7B14	7B10	7B7	7B1	7A0	7A5	GND	7A10	NC	0A8	0A5	0A0	0A4	V _{CC}	0A11	0D14	0D11	0D12	0D8	0D7	0D4	I ₀ /CLK ₀	1D1	1D5	1D9	1D12	V _{CC}	1D11	1D13	1A13	1A11	V _{CC}	1A6	1A3	1A7	1A4	1A0	1A1	1A2	NC	NC	2A14	2A12	2A9	2A6	GND	2A1	2B1	2B6	2B10	2B14	GND	3B15	3B13	3B9	3B5	3B2	GND	3B6	3B10	3B7	3B3	V _{CC}	3A2	3A6	3A10	3A14		
11	6B6	6B5	6B4	6B3		6A7	6A3	V _{CC}	6B6	6B10	6B14	7B14	7B10	7B7	7B1	7A0	7A5	GND	7A10	NC	0A8	0A5	0A0	0A4	V _{CC}	0A11	0D14	0D11	0D12	0D8	0D7	0D4	I ₀ /CLK ₀	1D1	1D5	1D9	1D12	V _{CC}	1D11	1D13	1A13	1A11	V _{CC}	1A6	1A3	1A7	1A4	1A0	1A1	1A2	NC	NC	2A14	2A12	2A9	2A6	GND	2A1	2B1	2B6	2B10	2B14	GND	3B15	3B13	3B9	3B5	3B2	GND	3B6	3B10	3B7	3B3	V _{CC}	3A2	3A6	3A10	3A14		
12	6B10	6B9	6B8	6B7		6A7	6A3	V _{CC}	6B6	6B10	6B14	7B14	7B10	7B7	7B1	7A0	7A5	GND	7A10	NC	0A8	0A5	0A0	0A4	V _{CC}	0A11	0D14	0D11	0D12	0D8	0D7	0D4	I ₀ /CLK ₀	1D1	1D5	1D9	1D12	V _{CC}	1D11	1D13	1A13	1A11	V _{CC}	1A6	1A3	1A7	1A4	1A0	1A1	1A2	NC	NC	2A14	2A12	2A9	2A6	GND	2A1	2B1	2B6	2B10	2B14	GND	3B15	3B13	3B9	3B5	3B2	GND	3B6	3B10	3B7	3B3	V _{CC}	3A2	3A6	3A10	3A14		
13	6B14	6B13	6B12	6B11		6A7	6A3	V _{CC}	6B6	6B10	6B14	7B14	7B10	7B7	7B1	7A0	7A5	GND	7A10	NC	0A8	0A5	0A0	0A4	V _{CC}	0A11	0D14	0D11	0D12	0D8	0D7	0D4	I ₀ /CLK ₀	1D1	1D5	1D9	1D12	V _{CC}	1D11	1D13	1A13	1A11	V _{CC}	1A6	1A3	1A7	1A4	1A0	1A1	1A2	NC	NC	2A14	2A12	2A9	2A6	GND	2A1	2B1	2B6	2B10	2B14	GND	3B15	3B13	3B9	3B5	3B2	GND	3B6	3B10	3B7	3B3	V _{CC}	3A2	3A6	3A10	3A14		
14	GND	7B15	6B15	V _{CC}		6A7	6A3	V _{CC}	6B6	6B10	6B14	7B14	7B10	7B7	7B1	7A0	7A5	GND	7A10	NC	0A8	0A5	0A0	0A4	V _{CC}	0A11	0D14	0D11	0D12	0D8	0D7	0D4	I ₀ /CLK ₀	1D1	1D5	1D9	1D12	V _{CC}	1D11	1D13	1A13	1A11	V _{CC}	1A6	1A3	1A7	1A4	1A0	1A1	1A2	NC	NC	2A14	2A12	2A9	2A6	GND	2A1	2B1	2B6	2B10	2B14	GND	3B15	3B13	3B9	3B5	3B2	GND	3B6	3B10	3B7	3B3	V _{CC}	3A2	3A6	3A10	3A14		
15	7B14	7B13	7B12	7B11		6A7	6A3	V _{CC}	6B6	6B10	6B14	7B14	7B10	7B7	7B1	7A0	7A5	GND	7A10	NC	0A8	0A5	0A0	0A4	V _{CC}	0A11	0D14	0D11	0D12	0D8	0D7	0D4	I ₀ /CLK ₀	1D1	1D5	1D9	1D12	V _{CC}	1D11	1D13	1A13	1A11	V _{CC}	1A6	1A3	1A7	1A4	1A0	1A1	1A2	NC	NC	2A14	2A12	2A9	2A6	GND	2A1	2B1	2B6	2B10	2B14	GND	3B15	3B13	3B9	3B5	3B2	GND	3B6	3B10	3B7	3B3	V _{CC}	3A2	3A6	3A10	3A14		
16	NC	7B10	7B9	7B8		6A7	6A3	V _{CC}	6B6	6B10	6B14	7B14	7B10	7B7	7B1	7A0	7A5	GND	7A10	NC	0A8	0A5	0A0	0A4	V _{CC}	0A11	0D14	0D11	0D12	0D8	0D7	0D4	I ₀ /CLK ₀	1D1	1D5	1D9	1D12	V _{CC}	1D11	1D13	1A13	1A11	V _{CC}	1A6	1A3	1A7	1A4	1A0	1A1	1A2	NC	NC	2A14	2A12	2A9	2A6	GND	2A1	2B1	2B6	2B10	2B14	GND	3B15	3B13	3B9	3B5	3B2	GND	3B6	3B10	3B7	3B3	V _{CC}	3A2	3A6	3A10	3A14		
17	7B7	7B6	7B5	7B4		6A7	6A3	V _{CC}	6B6	6B10	6B14	7B14	7B10	7B7	7B1	7A0	7A5	GND	7A10	NC	0A8	0A5	0A0	0A4	V _{CC}	0A11	0D14	0D11	0D12	0D8	0D7	0D4	I ₀ /CLK ₀	1D1	1D5	1D9	1D12	V _{CC}	1D11	1D13	1A13	1A11	V _{CC}	1A6	1A3	1A7	1A4	1A0	1A1	1A2	NC	NC	2A14	2A12	2A9	2A6	GND	2A1	2B1	2B6	2B10	2B14	GND	3B15	3B13	3B9	3B5	3B2	GND	3B6	3B10	3B7	3B3	V _{CC}	3A2	3A6	3A10	3A14		
18	GND	7B3	7B2	V _{CC}		6A7	6A3	V _{CC}	6B6	6B10	6B14	7B14	7B10	7B7	7B1	7A0	7A5	GND	7A10	NC	0A8	0A5	0A0	0A4	V _{CC}	0A11	0D14	0D11	0D12	0D8	0D7	0D4	I ₀ /CLK ₀	1D1	1D5	1D9	1D12	V _{CC}	1D11	1D13	1A13	1A11	V _{CC}	1A6	1A3	1A7	1A4	1A0	1A1	1A2	NC	NC	2A14	2A12	2A9	2A6	GND	2A1	2B1	2B6	2B10	2B14	GND	3B15	3B13	3B9	3B5	3B2	GND	3B6	3B10	3B7	3B3	V _{CC}	3A2	3A6	3A10	3A14		
19	7B1	7B0	7A1	7A4		6A7	6A3	V _{CC}	6B6	6B10	6B14	7B14	7B10	7B7	7B1	7A0	7A5	GND	7A10	NC	0A8	0A5	0A0	0A4	V _{CC}	0A11	0D14	0D11	0D12	0D8	0D7	0D4	I ₀ /CLK ₀	1D1	1D5	1D9	1D12	V _{CC}	1D11	1D13	1A13	1A11	V _{CC}	1A6	1A3	1A7	1A4	1A0	1A1	1A2	NC	NC	2A14	2A12	2A9	2A6	GND	2A1	2B1	2B6	2B10	2B14	GND	3B15	3B13	3B9	3B5	3B2	GND	3B6	3B10	3B7	3B3	V _{CC}	3A2	3A6	3A10	3A14		
20	7A0	7A2	7A3	7A8		6A7	6A3	V _{CC}	6B6	6B10	6B14	7B14	7B10	7B7	7B1	7A0	7A5	GND	7A10	NC	0A8	0A5	0A0	0A4	V _{CC}	0A11	0D14	0D11	0D12	0D8	0D7	0D4	I ₀ /CLK ₀	1D1	1D5	1D9	1D12	V _{CC}	1D11	1D13	1A13	1A11	V _{CC}	1A6	1A3	1A7	1A4	1A0	1A1	1A2	NC	NC	2A14	2A12	2A9	2A6	GND	2A1	2B1	2B6	2B10	2B14	GND	3B15	3B13	3B9	3B5	3B2	GND	3B6	3B10	3B7	3B3	V _{CC}	3A2	3A6	3A10	3A14		
21	7A5	7A6	7A7	7A12	6A7	6A3	V _{CC}	6B6	6B10	6B14	7B14	7B10	7B7	7B1	7A0	7A5	GND	7A10	NC	0A8	0A5	0A0	0A4	V _{CC}	0A11	0D14	0D11	0D12	0D8	0D7	0D4	I ₀ /CLK ₀	1D1	1D5	1D9	1D12	V _{CC}	1D11	1D13	1A13	1A11	V _{CC}	1A6	1A3	1A7	1A4	1A0	1A1	1A2	NC	NC	2A14	2A12	2A9	2A6	GND	2A1	2B1	2B6	2B																				

Pin Designations

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- V_{CC} = Supply Voltage
- TDI = Test Data In
- TCK = Test Clock
- TMS = Test Mode Select
- TDO = Test Data Out




20446G-031

Select devices have been discontinued.
See Ordering Information section for product status.

5V M5 ORDERING INFORMATION^{1,2}

Lattice standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Note:

- See below for valid device/package combinations.
- M5-128/1, M5-192/1 and M5-256/1 recommended for new designs.

Valid Combinations		
M5-128/68	Commercial: -5, -7, -10, -12, -15 Industrial: -7, -10, -12, -15, -20	YC, VC, YI, VI
M5-128/104		YC ¹ , YI ¹
M5-128/120		YC, YI
M5-192/68		VC, VI
M5-192/120		YC, YI
M5-256/68		VC, VI
M5-256/120		YC, YI
M5-256/160		YC, YI

Device Marking

Actual device marking differs from the ordering part number (OPN). All MACH devices are dual-marked with both Commercial and Industrial grades. The Industrial grade is slower, i.e., M5-512/256-7AC-10AI.

1. M5-128/104-xxYC/1 and M5-128/104-xxYI/1 have been discontinued per PCN #06-07. Contact Rochester Electronics for available inventory.

Valid Combinations		
M5-320/160	Commercial: -6, -7, -10, -12, -15	YC, YI
M5-320/192		SAC, SAI
M5-384/160		YC, YI
M5-512/160	Industrial: -7, -10, -12, -15, -20	YC, YI
M5-512/256		SAC, SAI

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Lattice sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Select devices have been discontinued.
See Ordering Information section for product status.