

Welcome to [E-XFL.COM](#)

#### Understanding **Embedded - DSP (Digital Signal Processors)**

**Embedded - DSP (Digital Signal Processors)** are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

#### Applications of **Embedded - DSP (Digital Signal Processors)**

##### **Details**

Product Status	Active
Type	Blackfin+
Interface	CAN, DSPI, EBI/EMI, I <sup>2</sup> C, PPI, QSPI, SD/SDIO, SPI, SPORT, UART/USART, USB OTG
Clock Rate	300MHz
Non-Volatile Memory	ROM (512kB)
On-Chip RAM	256kB
Voltage - I/O	1.8V, 3.3V
Voltage - Core	1.10V
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	184-LFBGA, CSPBGA
Supplier Device Package	184-CSPBGA (12x12)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/analog-devices/adsp-bf703bccz-3">https://www.e-xfl.com/product-detail/analog-devices/adsp-bf703bccz-3</a>

# ADSP-BF700/701/702/703/704/705/706/707

## TABLE OF CONTENTS

General Description .....	3
Blackfin+ Processor Core .....	4
Instruction Set Description .....	5
Processor Infrastructure .....	5
Memory Architecture .....	7
Security Features .....	8
Processor Safety Features .....	8
Additional Processor Peripherals .....	9
Power and Clock Management .....	12
System Debug .....	15
Development Tools .....	15
Additional Information .....	16
Related Signal Chains .....	16
Security Features Disclaimer .....	17
ADSP-BF70x Detailed Signal Descriptions .....	18
184-Ball CSP_BGA Signal Descriptions .....	22
GPIO Multiplexing for 184-Ball CSP_BGA .....	29
12 mm × 12 mm 88-Lead LFCSP (QFN) Signal Descriptions .....	31
GPIO Multiplexing for 12 mm × 12 mm 88-Lead LFCSP (QFN) .....	36
ADSP-BF70x Designer Quick Reference .....	38
Specifications .....	50
Operating Conditions .....	50
Electrical Characteristics .....	53
HADC .....	58
Package Information .....	59
Absolute Maximum Ratings .....	59
ESD Sensitivity .....	59
Timing Specifications .....	60
Output Drive Currents .....	102
Test Conditions .....	104
Environmental Conditions .....	106
ADSP-BF70x 184-Ball CSP_BGA Ball Assignments (Numerical by Ball Number) .....	107
ADSP-BF70x 12 mm × 12 mm 88-Lead LFCSP (QFN) Lead Assignments (Numerical by Lead Number) .....	110
Outline Dimensions .....	113
Surface-Mount Design .....	114
Planned Automotive Production Products .....	115
Ordering Guide .....	116

## REVISION HISTORY

9/15—Rev. 0 to Rev. A

Updated Processor Comparison .....	3
Updated Serial Ports (SPORTs) .....	10
Updated Mobile Storage Interface (MSI) .....	11
Updated External Components for RTC .....	13
Updated Development Tools .....	15
Updated SPI Port—SPI_RDY Timing .....	92
Added Models to Ordering Guide .....	116

system event or fault if enabled. ECC protection is fully transparent to the user, even if L2 memory is read or written by 8-bit or 16-bit entities.

### **CRC-Protected Memories**

While parity bit and ECC protection mainly protect against random soft errors in L1 and L2 memory cells, the CRC engines can be used to protect against systematic errors (pointer errors) and static content (instruction code) of L1, L2, and even L3 memories (DDR2, LPDDR). The processor features two CRC engines which are embedded in the memory-to-memory DMA controllers. CRC checksums can be calculated or compared on the fly during memory transfers, or one or multiple memory regions can be continuously scrubbed by a single DMA work unit as per DMA descriptor chain instructions. The CRC engine also protects data loaded during the boot process.

### **Memory Protection**

The Blackfin+ core features a memory protection concept, which grants data and/or instruction accesses to enabled memory regions only. A supervisor mode vs. user mode programming model supports dynamically varying access rights. Increased flexibility in memory page size options supports a simple method of static memory partitioning.

### **System Protection**

The system protection unit (SPU) guards against accidental or unwanted access to the MMR space of a peripheral by providing a write-protection mechanism. The user is able to choose and configure the peripherals that are protected as well as configure which ones of the four system MMR masters (core, memory DMA, the SPI host port, and Coresight debug) the peripherals are guarded against.

The SPU is also part of the security infrastructure. Along with providing write-protection functionality, the SPU is employed to define which resources in the system are secure or non-secure and to block access to secure resources from non-secure masters.

Synonymously, the system memory protection unit (SMPU) provides memory protection against read and/or write transactions to defined regions of memory. There are two SMPU units in the ADSP-BF70x processors. One is for the L2 memory and the other is for the external DDR memory.

The SMPU is also part of the security infrastructure. It allows the user to not only protect against arbitrary read and/or write transactions, but it also allows regions of memory to be defined as secure and prevent non-secure masters from accessing those memory regions.

### **Watchpoint Protection**

The primary purpose of watchpoints and hardware breakpoints is to serve emulator needs. When enabled, they signal an emulator event whenever user-defined system resources are accessed or the core executes from user-defined addresses. Watchpoint events can be configured such that they signal the events to the fault management unit of the SEC.

### **Watchdog**

The on-chip software watchdog timer can supervise the Blackfin+ core.

### **Bandwidth Monitor**

Memory-to-memory DMA channels are equipped with a bandwidth monitor mechanism. They can signal a system event or fault when transactions tend to starve because system buses are fully loaded with higher-priority traffic.

### **Signal Watchdogs**

The eight general-purpose timers feature modes to monitor off-chip signals. The watchdog period mode monitors whether external signals toggle with a period within an expected range. The watchdog width mode monitors whether the pulse widths of external signals are within an expected range. Both modes help to detect undesired toggling (or lack thereof) of system-level signals.

### **Up/Down Count Mismatch Detection**

The GP counter can monitor external signal pairs, such as request/grant strobes. If the edge count mismatch exceeds the expected range, the GP counter can flag this to the processor or to the fault management unit of the SEC.

### **Fault Management**

The fault management unit is part of the system event controller (SEC). Any system event, whether a dual-bit uncorrectable ECC error, or any peripheral status interrupt, can be defined as being a fault. Additionally, the system events can be defined as an interrupt to the core. If defined as such, the SEC forwards the event to the fault management unit, which may automatically reset the entire device for reboot, or simply toggle the `SYS_FAULT` output pin to signal off-chip hardware. Optionally, the fault management unit can delay the action taken through a keyed sequence, to provide a final chance for the Blackfin+ core to resolve the issue and to prevent the fault action from being taken.

## **ADDITIONAL PROCESSOR PERIPHERALS**

The processor contains a rich set of peripherals connected to the core through several high-bandwidth buses, providing flexibility in system configuration as well as excellent overall system performance (see the block diagram [on Page 1](#)). The processor contains high-speed serial and parallel ports, an interrupt controller for flexible management of interrupts from the on-chip peripherals or external sources, and power management control functions to tailor the performance and power characteristics of the processor and system to many application scenarios.

The following sections describe additional peripherals that were not previously described.

### **Timers**

The processor includes several timers which are described in the following sections.

# ADSP-BF700/701/702/703/704/705/706/707

## ADSP-BF70x DETAILED SIGNAL DESCRIPTIONS

Table 6 provides a detailed description of each pin.

**Table 6. ADSP-BF70x Detailed Signal Descriptions**

Port Name	Direction	Description
CAN_RX	Input	<b>Receive.</b> Typically an external CAN transceiver's RX output.
CAN_TX	Output	<b>Transmit.</b> Typically an external CAN transceiver's TX input.
CNT_DG	Input	<b>Count Down and Gate.</b> Depending on the mode of operation this input acts either as a count down signal or a gate signal Count Down - This input causes the GP counter to decrement Gate - Stops the GP counter from incrementing or decrementing.
CNT_UD	Input	<b>Count Up and Direction.</b> Depending on the mode of operation this input acts either as a count up signal or a direction signal Count Up - This input causes the GP counter to increment Direction - Selects whether the GP counter is incrementing or decrementing.
CNT_ZM	Input	<b>Count Zero Marker.</b> Input that connects to the zero marker output of a rotary device or detects the pressing of a pushbutton.
DMC_Ann	Output	<b>Address n.</b> Address bus.
DMC_BAn	Output	<b>Bank Address Input n.</b> Defines which internal bank an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied to on the dynamic memory. Also defines which mode registers (MR, EMR, EMR2, and/or EMR3) are loaded during the LOAD MODE REGISTER command.
DMC_CAS	Output	<b>Column Address Strobe.</b> Defines the operation for external dynamic memory to perform in conjunction with other DMC command signals. Connect to the CAS input of dynamic memory.
DMC_CK	Output	<b>Clock.</b> Outputs DCLK to external dynamic memory.
DMC_CK	Output	<b>Clock (Complement).</b> Complement of DMC_CK.
DMC_CKE	Output	<b>Clock enable.</b> Active high clock enables. Connects to the dynamic memory's CKE input.
DMC_CSn	Output	<b>Chip Select n.</b> Commands are recognized by the memory only when this signal is asserted.
DMC_DQnn	I/O	<b>Data n.</b> Bidirectional Data bus.
DMC_LDM	Output	<b>Data Mask for Lower Byte.</b> Mask for DMC_DQ07:DMC_DQ00 write data when driven high. Sampled on both edges of the data strobe by the dynamic memory.
DMC_LDQS	I/O	<b>Data Strobe for Lower Byte.</b> DMC_DQ07:DMC_DQ00 data strobe. Output with Write Data. Input with Read Data. May be single-ended or differential depending on register settings.
DMC_LDQS	I/O	<b>Data Strobe for Lower Byte (complement).</b> Complement of LDQS. Not used in single-ended mode.
DMC_ODT	Output	<b>On-die termination.</b> Enables dynamic memory termination resistances when driven high (assuming the memory is properly configured). ODT is enabled/disabled regardless of read or write commands.
DMC_RAS	Output	<b>Row Address Strobe.</b> Defines the operation for external dynamic memory to perform in conjunction with other DMC command signals. Connect to the RAS input of dynamic memory.
DMC_UDM	Output	<b>Data Mask for Upper Byte.</b> Mask for DMC_DQ15:DMC_DQ08 write data when driven high. Sampled on both edges of the data strobe by the dynamic memory.
DMC_UDQS	I/O	<b>Data Strobe for Upper Byte.</b> DMC_DQ15:DMC_DQ08 data strobe. Output with Write Data. Input with Read Data. May be single-ended or differential depending on register settings.
DMC_UDQS	I/O	<b>Data Strobe for Upper Byte (complement).</b> Complement of UDQSb. Not used in single-ended mode.
DMC_VREF	Input	<b>Voltage Reference.</b> Connect to half of the VDD_DMC voltage.
DMC_WE	Output	<b>Write Enable.</b> Defines the operation for external dynamic memory to perform in conjunction with other DMC command signals. Connect to the WE input of dynamic memory.
PPI_CLK	I/O	<b>Clock.</b> Input in external clock mode, output in internal clock mode.
PPI_Dnn	I/O	<b>Data n.</b> Bidirectional data bus.
PPI_FS1	I/O	<b>Frame Sync 1 (HSYNC).</b> Behavior depends on EPPI mode. See the EPPI HRM chapter for more details.
PPI_FS2	I/O	<b>Frame Sync 2 (VSYNC).</b> Behavior depends on EPPI mode. See the EPPI HRM chapter for more details.
PPI_FS3	I/O	<b>Frame Sync 3 (FIELD).</b> Behavior depends on EPPI mode. See the EPPI HRM chapter for more details.
HADC_VINn	Input	<b>Analog Input at channel n.</b> Analog voltage inputs for digital conversion.

# ADSP-BF700/701/702/703/704/705/706/707

**Table 7. ADSP-BF70x 184-Ball CSP\_BGA Signal Descriptions (Continued)**

Signal Name	Description	Port	Pin Name
SYS_FAULT	Active-Low Fault Output	Not Muxed	SYS_FAULT
SYS_HWRST	Processor Hardware Reset Control	Not Muxed	SYS_HWRST
SYS_NMI	Nonmaskable Interrupt	Not Muxed	SYS_NMI
SYS_RESOUT	Reset Output	Not Muxed	SYS_RESOUT
SYS_WAKE0	Power Saving Mode Wake-up 0	B	PB_07
SYS_WAKE1	Power Saving Mode Wake-up 1	B	PB_08
SYS_WAKE2	Power Saving Mode Wake-up 2	B	PB_12
SYS_WAKE3	Power Saving Mode Wake-up 3	C	PC_02
SYS_WAKE4	Power Saving Mode Wake-up 4	A	PA_12
SYS_XTAL	Crystal Output	Not Muxed	SYS_XTAL
TMO_ACIO	TIMER0 Alternate Capture Input 0	C	PC_03
TMO_ACI1	TIMER0 Alternate Capture Input 1	B	PB_01
TMO_ACI2	TIMER0 Alternate Capture Input 2	C	PC_07
TMO_ACI3	TIMER0 Alternate Capture Input 3	B	PB_09
TMO_ACI4	TIMER0 Alternate Capture Input 4	C	PC_01
TMO_ACI5	TIMER0 Alternate Capture Input 5	C	PC_02
TMO_ACI6	TIMER0 Alternate Capture Input 6	A	PA_12
TMO_ACLK0	TIMER0 Alternate Clock 0	C	PC_04
TMO_ACLK1	TIMER0 Alternate Clock 1	C	PC_10
TMO_ACLK2	TIMER0 Alternate Clock 2	C	PC_09
TMO_ACLK3	TIMER0 Alternate Clock 3	B	PB_00
TMO_ACLK4	TIMER0 Alternate Clock 4	B	PB_10
TMO_ACLK5	TIMER0 Alternate Clock 5	A	PA_14
TMO_ACLK6	TIMER0 Alternate Clock 6	B	PB_04
TMO_CLK	TIMER0 Clock	B	PB_06
TMO_TMR0	TIMER0 Timer 0	A	PA_05
TMO_TMR1	TIMER0 Timer 1	A	PA_06
TMO_TMR2	TIMER0 Timer 2	A	PA_07
TMO_TMR3	TIMER0 Timer 3	C	PC_05
TMO_TMR4	TIMER0 Timer 4	A	PA_09
TMO_TMR5	TIMER0 Timer 5	A	PA_10
TMO_TMR6	TIMER0 Timer 6	A	PA_11
TMO_TMR7	TIMER0 Timer 7	A	PA_04
TRACE0_CLK	TPIU0 Trace Clock	B	PB_10
TRACE0_D00	TPIU0 Trace Data 0	B	PB_15
TRACE0_D01	TPIU0 Trace Data 1	B	PB_14
TRACE0_D02	TPIU0 Trace Data 2	B	PB_13
TRACE0_D03	TPIU0 Trace Data 3	B	PB_12
TRACE0_D04	TPIU0 Trace Data 4	B	PB_11
TRACE0_D05	TPIU0 Trace Data 5	A	PA_02
TRACE0_D06	TPIU0 Trace Data 6	A	PA_01
TRACE0_D07	TPIU0 Trace Data 7	A	PA_00
TWI0_SCL	TWI0 Serial Clock	Not Muxed	TWI0_SCL
TWI0_SDA	TWI0 Serial Data	Not Muxed	TWI0_SDA
UART0_CTS	UART0 Clear to Send	C	PC_03
UART0_RTS	UART0 Request to Send	C	PC_02

# ADSP-BF700/701/702/703/704/705/706/707

Table 10. Signal Multiplexing for Port C

Signal Name	Multiplexed Function 0	Multiplexed Function 1	Multiplexed Function 2	Multiplexed Function 3	Multiplexed Function Input Tap
PC_00	UART1_TX	SPT0_AD1	PPI0_D15		
PC_01	UART1_RX	SPT0_BD1	PPI0_D14	SMC0_A09	TM0_ACI4
PC_02	UART0 RTS	CAN0_RX	PPI0_D13	SMC0_A10	TM0_ACI5/SYS_WAKE3
PC_03	UART0_CTS	CAN0_TX	PPI0_D12	SMC0_A11	TM0_ACI0
PC_04	SPT0_BCLK	SPI0_CLK	MSI0_D1	SMC0_A12	TM0_ACLK0
PC_05	SPT0_AFS	TM0_TMR3	MSI0_CMD		
PC_06	SPT0_BD0	SPI0_MISO	MSI0_D3		
PC_07	SPT0_BFS	SPI0_MOSI	MSI0_D2		TM0_ACI2
PC_08	SPT0_AD0	SPI0_D2	MSI0_D0		
PC_09	SPT0_ACLK	SPI0_D3	MSI0_CLK		TM0_ACLK2
PC_10	SPT1_BCLK	MSI0_D4	<u>SPI1_SEL3</u>		TM0_ACLK1
PC_11	SPT1_BFS	MSI0_D5	<u>SPI0_SEL3</u>		
PC_12	SPT1_BD0	MSI0_D6			
PC_13	SPT1_BD1	MSI0_D7			
PC_14	SPT1_BTDV		<u>MSI0_INT</u>		

# ADSP-BF700/701/702/703/704/705/706/707

Table 15. ADSP-BF70x Designer Quick Reference (Continued)

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Hiber Term	Hiber Drive	Power Domain	Description and Notes
PC_13	I/O	A	none	none	none	none	none	VDD_EXT	<p>Desc: SPT1 Channel B Data 1   MSI0 Data 7</p> <p>Notes: An external pull-up may be required for MSI modes, see the MSI chapter in the hardware reference for details.</p>
PC_14	I/O	A	none	none	none	none	none	VDD_EXT	<p>Desc: SPT1 Channel B Transmit Data Valid   MSI0 eSDIO Interrupt Input</p> <p>Notes: No notes.</p>
RTC0_CLKIN	a	na	none	none	none	none	none	VDD_RTC	<p>Desc: RTC0 Crystal input / external oscillator connection</p> <p>Notes: If RTC is not used, connect to ground.</p>
RTC0_XTAL	a	na	none	none	none	none	none	VDD_RTC	<p>Desc: RTC0 Crystal output</p> <p>Notes: No notes.</p>
SYS_BMODE0	I/O	na	none	none	none	none	none	VDD_EXT	<p>Desc: SYS Boot Mode Control 0</p> <p>Notes: A pull-down is required for setting to 0 and a pull-up is required for setting to 1.</p>
SYS_BMODE1	I/O	na	none	none	none	none	none	VDD_EXT	<p>Desc: SYS Boot Mode Control 1</p> <p>Notes: A pull-down is required for setting to 0 and a pull-up is required for setting to 1.</p>
SYS_CLKIN	a	na	none	none	none	none	none	VDD_EXT	<p>Desc: SYS Clock/Crystal Input</p> <p>Notes: No notes.</p>
SYS_CLKOUT	I/O	A	none	none	L	none	none	VDD_EXT	<p>Desc: SYS Processor Clock Output</p> <p>Notes: During reset, SYS_CLKOUT drives out SYS_CLKIN Frequency.</p>
SYS_EXTWAKE	I/O	A	none	none	H	none	L	VDD_EXT	<p>Desc: SYS External Wake Control</p> <p>Notes: Drives low during hibernate and high all other times including reset.</p>
<u>SYS_FAULT</u>	I/O	A	none	none	none	none	none	VDD_EXT	<p>Desc: SYS Complementary Fault Output</p> <p>Notes: Open drain, requires an external pull-up resistor.</p>
<u>SYS_HWRST</u>	I/O	na	none	none	none	none	none	VDD_EXT	<p>Desc: SYS Processor Hardware Reset Control</p> <p>Notes: Active during reset, must be externally driven.</p>
<u>SYS_NMI</u>	I/O	na	none	none	none	none	none	VDD_EXT	<p>Desc: SYS Non-maskable Interrupt</p> <p>Notes: Requires an external pull-up resistor.</p>
<u>SYS_RESET</u>	I/O	A	none	none	L	none	none	VDD_EXT	<p>Desc: SYS Reset Output</p> <p>Notes: Active during reset.</p>
SYS_XTAL	a	na	none	none	none	none	none	VDD_EXT	<p>Desc: SYS Crystal Output</p> <p>Notes: Leave unconnected if an oscillator is used to provide SYS_CLKIN. Active during reset. State during hibernate is controlled by DPM_HIB_DIS.</p>

# ADSP-BF700/701/702/703/704/705/706/707

Table 15. ADSP-BF70x Designer Quick Reference (Continued)

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Hiber Term	Hiber Drive	Power Domain	Description and Notes
VDD OTP	s	na	none	none	none	none	none	na	Desc: VDD for OTP Notes: Must be powered.
VDD RTC	s	na	none	none	none	none	none	na	Desc: VDD for RTC Notes: If RTC is not used, connect to ground.
VDD USB	s	na	none	none	none	none	none	na	Desc: VDD for USB Notes: If USB is not used, connect to VDD EXT.

# ADSP-BF700/701/702/703/704/705/706/707

**Table 16. TWI\_VSEL Selections and V<sub>DD\_EXT</sub>/V<sub>BUSTWI</sub>**

TWI_DT Setting	V <sub>DD_EXT</sub> Nominal	V <sub>BUSTWI</sub> Min	V <sub>BUSTWI</sub> Nominal	V <sub>BUSTWI</sub> Max	Unit
TWI000 <sup>1</sup>	3.30	3.13	3.30	3.47	V
TWI001	1.80	1.70	1.80	1.90	V
TWI011	1.80	3.13	3.30	3.47	V
TWI100	3.30	4.75	5.00	5.25	V

<sup>1</sup> Designs must comply with the V<sub>DD\_EXT</sub> and V<sub>BUSTWI</sub> voltages specified for the default TWI\_DT setting for correct JTAG boundary scan operation during reset.

## Clock Related Operating Conditions

**Table 17** and **Table 18** describe the core clock, system clock, and peripheral clock timing requirements. The data presented in the tables applies to all speed grades (found in the Ordering Guide) except where expressly noted. [Figure 6](#) provides a graphical representation of the various clocks and their available divider values.

**Table 17. Core and System Clock Operating Conditions**

Parameter	Ratio Restriction	PLLCLK Restriction	Min	Max	Unit
f <sub>CCLK</sub> Core Clock Frequency	f <sub>CCLK</sub> ≥ f <sub>SYSCLK</sub>	PLLCLK = 800		400	MHz
f <sub>CCLK</sub> Core Clock Frequency	f <sub>CCLK</sub> ≥ f <sub>SYSCLK</sub>	600 ≤ PLLCLK < 800		390	MHz
f <sub>CCLK</sub> Core Clock Frequency	f <sub>CCLK</sub> ≥ f <sub>SYSCLK</sub>	380 ≤ PLLCLK < 600		380	MHz
f <sub>CCLK</sub> Core Clock Frequency	f <sub>CCLK</sub> ≥ f <sub>SYSCLK</sub>	230.2 ≤ PLLCLK < 380		PLLCLK	MHz
f <sub>SYSCLK</sub> SYSCLK Frequency <sup>1</sup>		PLLCLK = 800	60	200	MHz
f <sub>SYSCLK</sub> SYSCLK Frequency <sup>1</sup>		600 ≤ PLLCLK < 800	60	195	MHz
f <sub>SYSCLK</sub> SYSCLK Frequency <sup>1</sup>		380 ≤ PLLCLK < 600	60	190	MHz
f <sub>SYSCLK</sub> SYSCLK Frequency <sup>1</sup>		230.2 ≤ PLLCLK < 380	60	PLLCLK ÷ 2	MHz
f <sub>SCLK0</sub> SCLK0 Frequency <sup>1</sup>	f <sub>SYSCLK</sub> ≥ f <sub>SCLK0</sub>		30	100	MHz
f <sub>SCLK1</sub> SCLK1 Frequency	f <sub>SYSCLK</sub> ≥ f <sub>SCLK1</sub>			200	MHz
f <sub>DCLK</sub> DDR2 Clock Frequency	f <sub>SYSCLK</sub> ≥ f <sub>DCLK</sub>		125	200	MHz
f <sub>DCLK</sub> LPDDR Clock Frequency	f <sub>SYSCLK</sub> ≥ f <sub>DCLK</sub>		10	200	MHz

<sup>1</sup> The minimum frequency for SYSCLK and SCLK0 applies only when the USB is used.

# ADSP-BF700/701/702/703/704/705/706/707

## ELECTRICAL CHARACTERISTICS

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
$V_{OH}^1$	High Level Output Voltage $V_{DD\_EXT} = 1.7 \text{ V}$ , $I_{OH} = -1.0 \text{ mA}$	$0.8 \times V_{DD\_EXT}$			V
$V_{OH}^1$	High Level Output Voltage $V_{DD\_EXT} = 3.13 \text{ V}$ , $I_{OH} = -2.0 \text{ mA}$	$0.9 \times V_{DD\_EXT}$			V
$V_{OH\_DDR2}^2$	High Level Output Voltage, DDR2, Programmed Impedance = $34 \Omega$	$V_{DD\_DMC} = 1.70 \text{ V}$ , $I_{OH} = -7.1 \text{ mA}$	$V_{DD\_DMC} - 0.320$		V
$V_{OH\_DDR2}^2$	High Level Output Voltage, DDR2, Programmed Impedance = $40 \Omega$	$V_{DD\_DMC} = 1.70 \text{ V}$ , $I_{OH} = -5.8 \text{ mA}$	$V_{DD\_DMC} - 0.320$		V
$V_{OH\_DDR2}^2$	High Level Output Voltage, DDR2, Programmed Impedance = $50 \Omega$	$V_{DD\_DMC} = 1.70 \text{ V}$ , $I_{OH} = -4.1 \text{ mA}$	$V_{DD\_DMC} - 0.320$		V
$V_{OH\_DDR2}^2$	High Level Output Voltage, DDR2, Programmed Impedance = $60 \Omega$	$V_{DD\_DMC} = 1.70 \text{ V}$ , $I_{OH} = -3.4 \text{ mA}$	$V_{DD\_DMC} - 0.320$		V
$V_{OH\_LPDDR}^2$	High Level Output Voltage, LPDDR	$V_{DD\_DMC} = 1.70 \text{ V}$ , $I_{OH} = -2.0 \text{ mA}$	$V_{DD\_DMC} - 0.320$		V
$V_{OL}^3$	Low Level Output Voltage $V_{DD\_EXT} = 1.7 \text{ V}$ , $I_{OL} = 1.0 \text{ mA}$			0.400	V
$V_{OL}^3$	Low Level Output Voltage $V_{DD\_EXT} = 3.13 \text{ V}$ , $I_{OL} = 2.0 \text{ mA}$			0.400	V
$V_{OL\_DDR2}^2$	Low Level Output Voltage, DDR2, Programmed Impedance = $34 \Omega$	$V_{DD\_DMC} = 1.70 \text{ V}$ , $I_{OL} = 7.1 \text{ mA}$		0.320	V
$V_{OL\_DDR2}^2$	Low Level Output Voltage, DDR2, Programmed Impedance = $40 \Omega$	$V_{DD\_DMC} = 1.70 \text{ V}$ , $I_{OL} = 5.8 \text{ mA}$		0.320	V
$V_{OL\_DDR2}^2$	Low Level Output Voltage, DDR2, Programmed Impedance = $50 \Omega$	$V_{DD\_DMC} = 1.70 \text{ V}$ , $I_{OL} = 4.1 \text{ mA}$		0.320	V
$V_{OL\_DDR2}^2$	Low Level Output Voltage, DDR2, Programmed Impedance = $60 \Omega$	$V_{DD\_DMC} = 1.70 \text{ V}$ , $I_{OL} = 3.4 \text{ mA}$		0.320	V
$V_{OL\_LPDDR}^2$	Low Level Output Voltage, LPDDR	$V_{DD\_DMC} = 1.70 \text{ V}$ , $I_{OL} = 2.0 \text{ mA}$		0.320	V
$I_{IH}^4$	High Level Input Current $V_{DD\_EXT} = 3.47 \text{ V}$ , $V_{DD\_DMC} = 1.9 \text{ V}$ , $V_{DD\_USB} = 3.47 \text{ V}$ , $V_{IN} = 3.47 \text{ V}$			10	$\mu\text{A}$
$I_{IH\_DMCO\_VREF}^5$	High Level Input Current $V_{DD\_EXT} = 3.47 \text{ V}$ , $V_{DD\_DMC} = 1.9 \text{ V}$ , $V_{DD\_USB} = 3.47 \text{ V}$ , $V_{IN} = 3.47 \text{ V}$			1	$\mu\text{A}$
$I_{IH\_PD}^6$	High Level Input Current with Pull-down Resistor $V_{DD\_EXT} = 3.47 \text{ V}$ , $V_{DD\_DMC} = 1.9 \text{ V}$ , $V_{DD\_USB} = 3.47 \text{ V}$ , $V_{IN} = 3.47 \text{ V}$			100	$\mu\text{A}$
$R_{PD}^6$	Internal Pull-down Resistance $V_{DD\_EXT} = 3.47 \text{ V}$ , $V_{DD\_DMC} = 1.9 \text{ V}$ , $V_{DD\_USB} = 3.47 \text{ V}$ , $V_{IN} = 3.47 \text{ V}$		57	130	k $\Omega$
$I_{IL}^7$	Low Level Input Current $V_{DD\_EXT} = 3.47 \text{ V}$ , $V_{DD\_DMC} = 1.9 \text{ V}$ , $V_{DD\_USB} = 3.47 \text{ V}$ , $V_{IN} = 0 \text{ V}$			10	$\mu\text{A}$
$I_{IL\_DMCO\_VREF}^5$	Low Level Input Current $V_{DD\_EXT} = 3.47 \text{ V}$ , $V_{DD\_DMC} = 1.9 \text{ V}$ , $V_{DD\_USB} = 3.47 \text{ V}$ , $V_{IN} = 0 \text{ V}$			1	$\mu\text{A}$
$I_{IL\_PU}^8$	Low Level Input Current with Pull-up Resistor $V_{DD\_EXT} = 3.47 \text{ V}$ , $V_{DD\_DMC} = 1.9 \text{ V}$ , $V_{DD\_USB} = 3.47 \text{ V}$ , $V_{IN} = 0 \text{ V}$			100	$\mu\text{A}$
$R_{PU}^8$	Internal Pull-up Resistance $V_{DD\_EXT} = 3.47 \text{ V}$ , $V_{DD\_DMC} = 1.9 \text{ V}$ , $V_{DD\_USB} = 3.47 \text{ V}$ , $V_{IN} = 0 \text{ V}$		53	129	k $\Omega$
$I_{IH\_USB0}^9$	High Level Input Current $V_{DD\_EXT} = 3.47 \text{ V}$ , $V_{DD\_DMC} = 1.9 \text{ V}$ , $V_{DD\_USB} = 3.47 \text{ V}$ , $V_{IN} = 3.47 \text{ V}$			10	$\mu\text{A}$
$I_{IL\_USB0}^9$	Low Level Input Current $V_{DD\_EXT} = 3.47 \text{ V}$ , $V_{DD\_DMC} = 1.9 \text{ V}$ , $V_{DD\_USB} = 3.47 \text{ V}$ , $V_{IN} = 0 \text{ V}$			10	$\mu\text{A}$
$I_{OZH}^{10}$	Three-State Leakage Current $V_{DD\_EXT} = 3.47 \text{ V}$ , $V_{DD\_DMC} = 1.9 \text{ V}$ , $V_{DD\_USB} = 3.47 \text{ V}$ , $V_{IN} = 3.47 \text{ V}$			10	$\mu\text{A}$
$I_{OZH}^{11}$	Three-State Leakage Current $V_{DD\_EXT} = 3.47 \text{ V}$ , $V_{DD\_DMC} = 1.9 \text{ V}$ , $V_{DD\_USB} = 3.47 \text{ V}$ , $V_{IN} = 1.9 \text{ V}$			10	$\mu\text{A}$
$I_{OZL}^{12}$	Three-State Leakage Current $V_{DD\_EXT} = 3.47 \text{ V}$ , $V_{DD\_DMC} = 1.9 \text{ V}$ , $V_{DD\_USB} = 3.47 \text{ V}$ , $V_{IN} = 0 \text{ V}$			10	$\mu\text{A}$
$I_{OZH\_PD}^{13}$	Three-State Leakage Current $V_{DD\_EXT} = 3.47 \text{ V}$ , $V_{DD\_DMC} = 1.9 \text{ V}$ , $V_{DD\_USB} = 3.47 \text{ V}$ , $V_{IN} = 3.47 \text{ V}$			100	$\mu\text{A}$

# ADSP-BF700/701/702/703/704/705/706/707

## TIMING SPECIFICATIONS

Specifications are subject to change without notice.

### Clock and Reset Timing

[Table 29](#) and [Figure 8](#) describe clock and reset operations related to the clock generation unit (CGU). Per the CCLK, SYSCLK, SCLK0, SCLK1, DCLK, and OCLK timing specifications in [Table 17 on Page 51](#) and [Table 18 on Page 52](#), combinations of SYS\_CLKIN and clock multipliers must not select clock rates in excess of the processor's maximum instruction rate.

**Table 29. Clock and Reset Timing**


Parameter		$V_{DD\_EXT}$ 1.8V Nominal		$V_{DD\_EXT}$ 3.3V Nominal		Unit
		Min	Max	Min	Max	
<i>Timing Requirement</i>						
$f_{CKIN}$	SYS_CLKIN Crystal Frequency (CGU_CTL.DF = 0) <sup>1, 2, 3</sup>	19.2	35	19.2	50	MHz
$f_{CKIN}$	SYS_CLKIN Crystal Frequency (CGU_CTL.DF = 1) <sup>1, 2, 3</sup>	N/A	N/A	38.4	50	MHz
$f_{CKIN}$	SYS_CLKIN External Source Frequency (CGU_CTL.DF = 0) <sup>1, 2, 3</sup>	19.2	60	19.2	60	MHz
$f_{CKIN}$	SYS_CLKIN External Source Frequency (CGU_CTL.DF = 1) <sup>1, 2, 3</sup>	38.4	60	38.4	60	MHz
$t_{CKINL}$	SYS_CLKIN Low Pulse <sup>1</sup>	8.33		8.33		ns
$t_{CKINH}$	SYS_CLKIN High Pulse <sup>1</sup>	8.33		8.33		ns
$t_{WRST}$	SYS_HWRST Asserted Pulse Width Low <sup>4</sup>	11 × $t_{CKIN}$		11 × $t_{CKIN}$		ns

<sup>1</sup> Applies to PLL bypass mode and PLL nonbypass mode.

<sup>2</sup> The  $t_{CKIN}$  period (see [Figure 8](#)) equals  $1/f_{CKIN}$ .

<sup>3</sup> Combinations of the CLKIN frequency and the PLL clock multiplier must not exceed the allowed  $f_{PLLCLK}$  setting discussed in [Table 19](#).

<sup>4</sup> Applies after power-up sequence is complete. See [Table 30](#) and [Figure 9](#) for power-up reset timing.



*Figure 8. Clock and Reset Timing*

# ADSP-BF700/701/702/703/704/705/706/707

## SMC Read Cycle Timing With Reference to SYS\_CLKOUT

The following SMC specifications with respect to SYS\_CLKOUT are given to accommodate the connection of the SMC to programmable logic devices. These specifications assume that SYS\_CLKOUT is outputting a buffered version of SCLK0 by setting CGU\_CLKOUTSEL.CLKOUTSEL = 0x3. However, SCLK0 must not run faster than the maximum  $f_{OCLK}$  specification. For this example, RST = 0x2, RAT = 0x4, and RHT = 0x1.

Table 32. SMC Read Cycle Timing With Reference to SYS\_CLKOUT (BxMODE = b#00)

Parameter	$V_{DD\_EXT}$ 1.8V Nominal		$V_{DD\_EXT}$ 3.3V Nominal		Unit
	Min	Max	Min	Max	
<i>Timing Requirements</i>					
$t_{SDAT}$	SMC0_Dx Setup Before SYS_CLKOUT	5.3	4.3		ns
$t_{HDAT}$	SMC0_Dx Hold After SYS_CLKOUT	1.5	1.5		ns
$t_{SARDY}$	SMC0_ARDY Setup Before SYS_CLKOUT	16.6	14.4		ns
$t_{HARDY}$	SMC0_ARDY Hold After SYS_CLKOUT	0.7	0.7		ns
<i>Switching Characteristics</i>					
$t_{DO}$	Output Delay After SYS_CLKOUT <sup>1</sup>		7	7	ns
$t_{HO}$	Output Hold After SYS_CLKOUT <sup>1</sup>	-2.5	-2.5		ns

<sup>1</sup> Output signals are SMC0\_Ax, SMC0\_AMSx, SMC0\_AOE, and SMC0\_ABEx.




Figure 11. Asynchronous Memory Read Cycle Timing

# ADSP-BF700/701/702/703/704/705/706/707

## Asynchronous Page Mode Read

Table 34 and Figure 13 show asynchronous memory page mode read timing, related to the static memory controller (SMC).

Table 34. Asynchronous Page Mode Read

Parameter	$V_{DD\_EXT}$ 1.8V /3.3V Nominal		Unit
	Min	Max	
<i>Switching Characteristics</i>			
$t_{AV}$ SMC0_Ax (Address) Valid for First Address Min Width <sup>1</sup>	$(PREST + RST + PREAT + RAT) \times t_{SCLK0} - 2$		ns
$t_{AV1}$ SMC0_Ax (Address) Valid for Subsequent SMC0_Ax (Address) Min Width	$PGWS \times t_{SCLK0} - 2$		ns
$t_{WADV}$ SMC0_NORDV Active Low Width <sup>2</sup>	$RST \times t_{SCLK0} - 2$		ns
$t_{HARE}$ Output <sup>3</sup> Hold After $\overline{SMC0\_ARE}$ High <sup>4</sup>	$RHT \times t_{SCLK0} - 2$		ns
$t_{WARE}$ <sup>5</sup> SMC0_ARE Active Low Width <sup>6</sup>	$(RAT + (Nw - 1) \times PGWS) \times t_{SCLK0} - 2$		ns

<sup>1</sup> PREST, RST, PREAT and RAT values set using the SMC\_BxEtim.PREST bits, SMC\_BxTim.RST bits, SMC\_BxEtim.PREAT bits, and the SMC\_BxTim.RAT bits.

<sup>2</sup> RST value set using the SMC\_BxTim.RST bits.

<sup>3</sup> Output signals are SMC0\_Ax, SMC0\_AMSx, SMC0\_AOE.

<sup>4</sup> RHT value set using the SMC\_BxTim.RHT bits.

<sup>5</sup> SMC\_Bxctl.ARDYEN bit = 0.

<sup>6</sup> RAT value set using the SMC\_BxTim.RAT bits.




Figure 13. Asynchronous Page Mode Read

# ADSP-BF700/701/702/703/704/705/706/707

## Asynchronous Write

Table 35 and Figure 14 show asynchronous memory write timing, related to the static memory controller (SMC).

Table 35. Asynchronous Memory Write (BxMODE = b#00)

Parameter	$V_{DD\_EXT}$ 1.8V Nominal		$V_{DD\_EXT}$ 3.3V Nominal		Unit
	Min	Max	Min	Max	
<i>Timing Requirement</i>					
$t_{DARDYAWE}^1$ $\overline{SMC0\_ARDY}$ Valid After $\overline{SMC0\_AWE}$ Low <sup>2</sup>			$(WAT - 2.5) \times t_{SCLK0} - 17.5$	$(WAT - 2.5) \times t_{SCLK0} - 17.5$	ns
<i>Switching Characteristics</i>					
$t_{ENDAT}$ DATA Enable After $\overline{SMC0\_AMSx}$ Assertion	-3		-2		ns
$t_{DDAT}$ DATA Disable After $\overline{SMC0\_AMSx}$ Deassertion		4.5		4	ns
$t_{AMSAWE}$ $SMC0\_Ax/\overline{SMC0\_AMSx}$ Assertion Before $\overline{SMC0\_AWE}$ Low <sup>3</sup>	$(PREST + WST + PREAT) \times t_{SCLK0} - 2$		$(PREST + WST + PREAT) \times t_{SCLK0} - 4$		ns
$t_{HAWE}$ Output <sup>4</sup> Hold After $\overline{SMC0\_AWE}$ High <sup>5</sup>	$WHT \times t_{SCLK0}$		$WHT \times t_{SCLK0}$		ns
$t_{WAWE}^6$ $\overline{SMC0\_AWE}$ Active Low Width <sup>6</sup>	$WAT \times t_{SCLK0} - 2$		$WAT \times t_{SCLK0} - 2$		ns
$t_{DAWEARDY}^1$ $\overline{SMC0\_AWE}$ High Delay After $\overline{SMC0\_ARDY}$ Assertion		$3.5 \times t_{SCLK0} + 17.5$		$3.5 \times t_{SCLK0} + 17.5$	ns

<sup>1</sup> SMC\_BxCTL.ARDYEN bit = 1.

<sup>2</sup> WAT value set using the SMC\_BxTIM.WAT bits.

<sup>3</sup> PREST, WST, PREAT values set using the SMC\_BxEtim.PREST bits, SMC\_BxTim.WST bits, SMC\_BxEtim.PREAT bits, and the SMC\_BxTim.RAT bits.

<sup>4</sup> Output signals are DATA, SMC0\_Ax, SMC0\_AMSx, SMC0\_ABEx.

<sup>5</sup> WHT value set using the SMC\_BxTim.WHT bits.

<sup>6</sup> SMC\_BxCTL.ARDYEN bit = 0.




Figure 14. Asynchronous Write


# ADSP-BF700/701/702/703/704/705/706/707

## Mobile DDR SDRAM Read Cycle Timing

Table 43 and Figure 21 show mobile DDR SDRAM read cycle timing, related to the dynamic memory controller (DMC).

**Table 43. Mobile DDR SDRAM Read Cycle Timing, V<sub>DD\_DMC</sub> Nominal 1.8 V**

<b>Parameter</b>	<b>200 MHz</b>		<b>Unit</b>
	<b>Min</b>	<b>Max</b>	
<i>Timing Requirements</i>			
t <sub>QH</sub>	DMC0_DQ, DMC0_DQS Output Hold Time From DMC0_DQS	1.5	ns
t <sub>DQSQ</sub>	DMC0_DQS-DMC0_DQ Skew for DMC0_DQS and Associated DMC0_DQ Signals	0.7	ns
t <sub>RPRE</sub>	Read Preamble	0.9	t <sub>CK</sub>
t <sub>RPST</sub>	Read Postamble	0.4	t <sub>CK</sub>



*Figure 21. Mobile DDR SDRAM Controller Input AC Timing*

# ADSP-BF700/701/702/703/704/705/706/707

## Up/Down Counter/Rotary Encoder Timing

Table 47 and Figure 25 describe timing, related to the general-purpose counter (CNT).

Table 47. Up/Down Counter/Rotary Encoder Timing

Parameter	$V_{DD\_EXT}$ 1.8V Nominal		$V_{DD\_EXT}$ 3.3V Nominal		Unit
	Min	Max	Min	Max	
Timing Requirement					
$t_{WCOUNT}$	Up/Down Counter/Rotary Encoder Input Pulse Width	$2 \times t_{SCLK0}$	$2 \times t_{SCLK0}$		ns




Figure 25. Up/Down Counter/Rotary Encoder Timing

# ADSP-BF700/701/702/703/704/705/706/707




Figure 31. Serial Peripheral Interface (SPI) Port—Master Timing

# ADSP-BF700/701/702/703/704/705/706/707




Figure 40. PPI Internal Clock GP Receive Mode with Internal Frame Sync Timing




Figure 41. PPI Internal Clock GP Transmit Mode with Internal Frame Sync Timing





Figure 42. PPI Internal Clock GP Receive Mode with External Frame Sync Timing

## Capacitive Loading

Output delays and holds are based on standard capacitive loads of an average of 6 pF on all balls (see Figure 64).  $V_{LOAD}$  is equal to  $V_{DD\_EXT}/2$ . The graphs of Figure 65 through Figure 68 show how output rise time varies with capacitance. The delay and hold specifications given should be derated by a factor derived from these figures. The graphs in these figures may not be linear outside the ranges shown.



**NOTES:**  
THE WORST CASE TRANSMISSION LINE DELAY IS SHOWN AND CAN BE USED FOR THE OUTPUT TIMING ANALYSIS TO REFLECT THE TRANSMISSION LINE EFFECT AND MUST BE CONSIDERED. THE TRANSMISSION LINE (TD) IS FOR LOAD ONLY AND DOES NOT AFFECT THE DATA SHEET TIMING SPECIFICATIONS.

ANALOG DEVICES RECOMMENDS USING THE IBIS MODEL TIMING FOR A GIVEN SYSTEM REQUIREMENT. IF NECESSARY, A SYSTEM MAY INCORPORATE EXTERNAL DRIVERS TO COMPENSATE FOR ANY TIMING DIFFERENCES.

Figure 64. Equivalent Device Loading for AC Measurements  
(Includes All Fixtures)




Figure 65. Driver Type A Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance ( $V_{DD\_EXT} = 1.8 \text{ V}$ )




Figure 66. Driver Type A Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance ( $V_{DD\_EXT} = 3.3 \text{ V}$ )




Figure 67. Driver Type B & C Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance ( $V_{DD\_DMC} = 1.8 \text{ V}$ )




Figure 68. Driver Type B and Driver Type C Typical Rise and Fall Times (10% to 90%) vs. Load Capacitance ( $V_{DD\_DMC} = 1.8 \text{ V}$ ) for LPDDR

# ADSP-BF700/701/702/703/704/705/706/707

Table 70. ADSP-BF70x 12 mm × 12 mm 88 -Lead LFCSP (QFN) Lead Assignments (Alphabetical by Signal Name)

Signal Name	Lead No.	Signal Name	Lead No.	Signal Name	Lead No.	Signal Name	Lead No.
GND	76	PB_00	52	PC_07	5	USB0_VBUS	34
GND	89	PB_01	48	PC_08	3	USB0_XTAL	31
JTG_TCK_SWCLK	85	PB_02	47	PC_09	2	VDD_EXT	4
JTG_TDI	86	PB_03	46	PC_10	1	VDD_EXT	11
JTG_TDO_SWO	83	PB_04	45	RTC0_CLKIN	21	VDD_EXT	17
JTG_TMS_SWDIO	84	PB_05	44	RTC0_XTAL	20	VDD_EXT	26
<u>JTG_TRST</u>	87	PB_06	43	SYS_BMODE0	66	VDD_EXT	41
PA_00	88	PB_07	42	SYS_BMODE1	67	VDD_EXT	50
PA_01	80	PB_08	40	SYS_CLKIN	57	VDD_EXT	55
PA_02	78	PB_09	39	SYS_CLKOUT	12	VDD_EXT	62
PA_03	75	PB_10	29	SYS_EXTWAKE	79	VDD_EXT	72
PA_04	74	PB_11	28	<u>SYS_FAULT</u>	65	VDD_EXT	82
PA_05	73	PB_12	27	<u>SYS_HWRST</u>	68	VDD_INT	14
PA_06	71	PB_13	25	<u>SYS_NMI</u>	77	VDD_INT	30
PA_07	70	PB_14	24	<u>SYS_RESOUT</u>	15	VDD_INT	51
PA_08	69	PB_15	23	SYS_XTAL	56	VDD_INT	61
PA_09	64	PC_00	16	TWI0_SCL	19	VDD_INT	81
PA_10	63	PC_01	13	TWI0_SDA	18	VDD OTP	49
PA_11	60	PC_02	10	USB0_CLKIN	32	VDD_RTC	22
PA_12	59	PC_03	9	USB0_DM	37	VDD_USB	36
PA_13	58	PC_04	8	USB0_DP	35		
PA_14	54	PC_05	7	USB0_ID	33		
PA_15	53	PC_06	6	USB0_VBC	38		

# ADSP-BF700/701/702/703/704/705/706/707

## ORDERING GUIDE

Model <sup>1</sup>	Max. Core Clock	L2 SRAM	Temperature Grade <sup>2</sup>	Package Description	Package Option
ADSP-BF700KCPZ-1	100 MHz	128K bytes	0°C to +70°C	88-Lead LFCSP_VQ	CP-88-8
ADSP-BF700KCPZ-2	200 MHz	128K bytes	0°C to +70°C	88-Lead LFCSP_VQ	CP-88-8
ADSP-BF700BBCZ-2	200 MHz	128K bytes	-40°C to +85°C	88-Lead LFCSP_VQ	CP-88-8
ADSP-BF701KBCZ-1	100 MHz	128K bytes	0°C to +70°C	184-Ball CSP_BGA	BC-184-1
ADSP-BF701KBCZ-2	200 MHz	128K bytes	0°C to +70°C	184-Ball CSP_BGA	BC-184-1
ADSP-BF701BBCZ-2	200 MHz	128K bytes	-40°C to +85°C	184-Ball CSP_BGA	BC-184-1
ADSP-BF702KCPZ-3	300 MHz	256K bytes	0°C to +70°C	88-Lead LFCSP_VQ	CP-88-8
ADSP-BF702BCPZ-3	300 MHz	256K bytes	-40°C to +85°C	88-Lead LFCSP_VQ	CP-88-8
ADSP-BF702KCPZ-4	400 MHz	256K bytes	0°C to +70°C	88-Lead LFCSP_VQ	CP-88-8
ADSP-BF702BCPZ-4	400 MHz	256K bytes	-40°C to +85°C	88-Lead LFCSP_VQ	CP-88-8
ADSP-BF703KBCZ-3	300 MHz	256K bytes	0°C to +70°C	184-Ball CSP_BGA	BC-184-1
ADSP-BF703BBCZ-3	300 MHz	256K bytes	-40°C to +85°C	184-Ball CSP_BGA	BC-184-1
ADSP-BF703KBCZ-4	400 MHz	256K bytes	0°C to +70°C	184-Ball CSP_BGA	BC-184-1
ADSP-BF703BBCZ-4	400 MHz	256K bytes	-40°C to +85°C	184-Ball CSP_BGA	BC-184-1
ADSP-BF704KCPZ-3	300 MHz	512K bytes	0°C to +70°C	88-Lead LFCSP_VQ	CP-88-8
ADSP-BF704BCPZ-3	300 MHz	512K bytes	-40°C to +85°C	88-Lead LFCSP_VQ	CP-88-8
ADSP-BF704KCPZ-4	400 MHz	512K bytes	0°C to +70°C	88-Lead LFCSP_VQ	CP-88-8
ADSP-BF704BCPZ-4	400 MHz	512K bytes	-40°C to +85°C	88-Lead LFCSP_VQ	CP-88-8
ADSP-BF705KBCZ-3	300 MHz	512K bytes	0°C to +70°C	184-Ball CSP_BGA	BC-184-1
ADSP-BF705BBCZ-3	300 MHz	512K bytes	-40°C to +85°C	184-Ball CSP_BGA	BC-184-1
ADSP-BF705KBCZ-4	400 MHz	512K bytes	0°C to +70°C	184-Ball CSP_BGA	BC-184-1
ADSP-BF705BBCZ-4	400 MHz	512K bytes	-40°C to +85°C	184-Ball CSP_BGA	BC-184-1
ADSP-BF706KCPZ-3	300 MHz	1024K bytes	0°C to +70°C	88-Lead LFCSP_VQ	CP-88-8
ADSP-BF706BCPZ-3	300 MHz	1024K bytes	-40°C to +85°C	88-Lead LFCSP_VQ	CP-88-8
ADSP-BF706KCPZ-4	400 MHz	1024K bytes	0°C to +70°C	88-Lead LFCSP_VQ	CP-88-8
ADSP-BF706BCPZ-4	400 MHz	1024K bytes	-40°C to +85°C	88-Lead LFCSP_VQ	CP-88-8
ADSP-BF707KBCZ-3	300 MHz	1024K bytes	0°C to +70°C	184-Ball CSP_BGA	BC-184-1
ADSP-BF707BBCZ-3	300 MHz	1024K bytes	-40°C to +85°C	184-Ball CSP_BGA	BC-184-1
ADSP-BF707KBCZ-4	400 MHz	1024K bytes	0°C to +70°C	184-Ball CSP_BGA	BC-184-1
ADSP-BF707BBCZ-4	400 MHz	1024K bytes	-40°C to +85°C	184-Ball CSP_BGA	BC-184-1

<sup>1</sup>Z = RoHS Compliant Part.

<sup>2</sup>Referenced temperature is ambient temperature. The ambient temperature is not a specification. See [Operating Conditions on Page 50](#) for the junction temperature ( $T_j$ ) specification which is the only temperature specification.