

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - DSP \(Digital Signal Processors\)](#)

[Embedded - DSP \(Digital Signal Processors\)](#) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

### Applications of [Embedded - DSP \(Digital Signal Processors\)](#)

#### Details

Product Status	Active
Type	Blackfin+
Interface	CAN, DSPI, EBI/EMI, I <sup>2</sup> C, PPI, QSPI, SD/SDIO, SPI, SPORT, UART/USART, USB OTG
Clock Rate	400MHz
Non-Volatile Memory	ROM (512kB)
On-Chip RAM	256kB
Voltage - I/O	1.8V, 3.3V
Voltage - Core	1.10V
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	184-LFBGA, CSPBGA
Supplier Device Package	184-CSPBGA (12x12)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/analog-devices/adsp-bf703bbc-4">https://www.e-xfl.com/product-detail/analog-devices/adsp-bf703bbc-4</a>

system event or fault if enabled. ECC protection is fully transparent to the user, even if L2 memory is read or written by 8-bit or 16-bit entities.

## **CRC-Protected Memories**

While parity bit and ECC protection mainly protect against random soft errors in L1 and L2 memory cells, the CRC engines can be used to protect against systematic errors (pointer errors) and static content (instruction code) of L1, L2, and even L3 memories (DDR2, LPDDR). The processor features two CRC engines which are embedded in the memory-to-memory DMA controllers. CRC checksums can be calculated or compared on the fly during memory transfers, or one or multiple memory regions can be continuously scrubbed by a single DMA work unit as per DMA descriptor chain instructions. The CRC engine also protects data loaded during the boot process.

## **Memory Protection**

The Blackfin+ core features a memory protection concept, which grants data and/or instruction accesses to enabled memory regions only. A supervisor mode vs. user mode programming model supports dynamically varying access rights. Increased flexibility in memory page size options supports a simple method of static memory partitioning.

## **System Protection**

The system protection unit (SPU) guards against accidental or unwanted access to the MMR space of a peripheral by providing a write-protection mechanism. The user is able to choose and configure the peripherals that are protected as well as configure which ones of the four system MMR masters (core, memory DMA, the SPI host port, and Coresight debug) the peripherals are guarded against.

The SPU is also part of the security infrastructure. Along with providing write-protection functionality, the SPU is employed to define which resources in the system are secure or non-secure and to block access to secure resources from non-secure masters.

Synonymously, the system memory protection unit (SMPU) provides memory protection against read and/or write transactions to defined regions of memory. There are two SMPU units in the ADSP-BF70x processors. One is for the L2 memory and the other is for the external DDR memory.

The SMPU is also part of the security infrastructure. It allows the user to not only protect against arbitrary read and/or write transactions, but it also allows regions of memory to be defined as secure and prevent non-secure masters from accessing those memory regions.

## **Watchpoint Protection**

The primary purpose of watchpoints and hardware breakpoints is to serve emulator needs. When enabled, they signal an emulator event whenever user-defined system resources are accessed or the core executes from user-defined addresses. Watchpoint events can be configured such that they signal the events to the fault management unit of the SEC.

## **Watchdog**

The on-chip software watchdog timer can supervise the Blackfin+ core.

## **Bandwidth Monitor**

Memory-to-memory DMA channels are equipped with a bandwidth monitor mechanism. They can signal a system event or fault when transactions tend to starve because system buses are fully loaded with higher-priority traffic.

## **Signal Watchdogs**

The eight general-purpose timers feature modes to monitor off-chip signals. The watchdog period mode monitors whether external signals toggle with a period within an expected range. The watchdog width mode monitors whether the pulse widths of external signals are within an expected range. Both modes help to detect undesired toggling (or lack thereof) of system-level signals.

## **Up/Down Count Mismatch Detection**

The GP counter can monitor external signal pairs, such as request/grant strobes. If the edge count mismatch exceeds the expected range, the GP counter can flag this to the processor or to the fault management unit of the SEC.

## **Fault Management**

The fault management unit is part of the system event controller (SEC). Any system event, whether a dual-bit uncorrectable ECC error, or any peripheral status interrupt, can be defined as being a fault. Additionally, the system events can be defined as an interrupt to the core. If defined as such, the SEC forwards the event to the fault management unit, which may automatically reset the entire device for reboot, or simply toggle the `SYS_FAULT` output pin to signal off-chip hardware. Optionally, the fault management unit can delay the action taken through a keyed sequence, to provide a final chance for the Blackfin+ core to resolve the issue and to prevent the fault action from being taken.

## **ADDITIONAL PROCESSOR PERIPHERALS**

The processor contains a rich set of peripherals connected to the core through several high-bandwidth buses, providing flexibility in system configuration as well as excellent overall system performance (see the block diagram on [Page 1](#)). The processor contains high-speed serial and parallel ports, an interrupt controller for flexible management of interrupts from the on-chip peripherals or external sources, and power management control functions to tailor the performance and power characteristics of the processor and system to many application scenarios.

The following sections describe additional peripherals that were not previously described.

## **Timers**

The processor includes several timers which are described in the following sections.

## **SECURITY FEATURES DISCLAIMER**

To our knowledge, the Security Features, when used in accordance with the data sheet and hardware reference manual specifications, provide a secure method of implementing code and data safeguards. However, Analog Devices does not guarantee that this technology provides absolute security.

ACCORDINGLY, ANALOG DEVICES HEREBY DISCLAIMS ANY AND ALL EXPRESS AND IMPLIED WARRANTIES THAT THE SECURITY FEATURES CANNOT BE BREACHED, COMPROMISED, OR OTHERWISE CIRCUMVENTED AND IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY LOSS, DAMAGE, DESTRUCTION, OR RELEASE OF DATA, INFORMATION, PHYSICAL PROPERTY, OR INTELLECTUAL PROPERTY.

# ADSP-BF700/701/702/703/704/705/706/707

**Table 6. ADSP-BF70x Detailed Signal Descriptions (Continued)**

Port Name	Direction	Description
USB_DM	I/O	<b>Data -.</b> Bidirectional differential data line.
USB_DP	I/O	<b>Data +.</b> Bidirectional differential data line.
USB_ID	Input	<b>OTG ID.</b> Senses whether the controller is a host or device. This signal is pulled low when an A-type plug is sensed (signifying that the USB controller is the A device), but the input is high when a B-type plug is sensed (signifying that the USB controller is the B device).
USB_VBC	Output	<b>VBUS Control.</b> Controls an external voltage source to supply VBUS when in host mode. May be configured as open-drain. Polarity is configurable as well.
USB_VBUS	I/O	<b>Bus Voltage.</b> Connects to bus voltage in host and device modes.
USB_XTAL	Output	<b>Crystal.</b> Drives an external crystal. Must be left unconnected if an external clock is driving USB_CLKIN.

# ADSP-BF700/701/702/703/704/705/706/707

Table 7. ADSP-BF70x 184-Ball CSP\_BGA Signal Descriptions (Continued)

Signal Name	Description	Port	Pin Name
MSIO_INT	MSIO eSDIO Interrupt Input	C	PC_14
PA_00-PA_15	Position 00 through Position 15	A	PA_00-PA_15
PB_00-PB_15	Position 00 through Position 15	B	PB_00-PB_15
PC_00-PC_14	Position 00 through Position 14	C	PC_00-PC_14
PPIO_CLK	EPPIO Clock	A	PA_14
PPIO_D00	EPPIO Data 0	B	PB_07
PPIO_D01	EPPIO Data 1	B	PB_06
PPIO_D02	EPPIO Data 2	B	PB_05
PPIO_D03	EPPIO Data 3	B	PB_04
PPIO_D04	EPPIO Data 4	B	PB_03
PPIO_D05	EPPIO Data 5	B	PB_02
PPIO_D06	EPPIO Data 6	B	PB_01
PPIO_D07	EPPIO Data 7	B	PB_00
PPIO_D08	EPPIO Data 8	A	PA_11
PPIO_D09	EPPIO Data 9	A	PA_10
PPIO_D10	EPPIO Data 10	A	PA_09
PPIO_D11	EPPIO Data 11	A	PA_08
PPIO_D12	EPPIO Data 12	C	PC_03
PPIO_D13	EPPIO Data 13	C	PC_02
PPIO_D14	EPPIO Data 14	C	PC_01
PPIO_D15	EPPIO Data 15	C	PC_00
PPIO_D16	EPPIO Data 16	B	PB_08
PPIO_D17	EPPIO Data 17	B	PB_09
PPIO_FS1	EPPIO Frame Sync 1 (HSYNC)	A	PA_12
PPIO_FS2	EPPIO Frame Sync 2 (VSYNC)	A	PA_13
PPIO_FS3	EPPIO Frame Sync 3 (FIELD)	A	PA_15
RTC0_CLKIN	RTC0 Crystal input/external oscillator connection	Not Muxed	RTC0_CLKIN
RTC0_XTAL	RTC0 Crystal output	Not Muxed	RTC0_XTAL
SMC0_A01	SMC0 Address 1	A	PA_08
SMC0_A02	SMC0 Address 2	A	PA_09
SMC0_A03	SMC0 Address 3	A	PA_10
SMC0_A04	SMC0 Address 4	A	PA_11
SMC0_A05	SMC0 Address 5	A	PA_07
SMC0_A06	SMC0 Address 6	A	PA_06
SMC0_A07	SMC0 Address 7	A	PA_05
SMC0_A08	SMC0 Address 8	A	PA_04
SMC0_A09	SMC0 Address 9	C	PC_01
SMC0_A10	SMC0 Address 10	C	PC_02
SMC0_A11	SMC0 Address 11	C	PC_03
SMC0_A12	SMC0 Address 12	C	PC_04
SMC0_ABE0	SMC0 Byte Enable 0	A	PA_00
SMC0_ABE1	SMC0 Byte Enable 1	A	PA_01
SMC0_AMS0	SMC0 Memory Select 0	A	PA_15
SMC0_AMS1	SMC0 Memory Select 1	A	PA_02
SMC0_AOE	SMC0 Output Enable	A	PA_12
SMC0_ARDY	SMC0 Asynchronous Ready	A	PA_03

# ADSP-BF700/701/702/703/704/705/706/707

**Table 7. ADSP-BF70x 184-Ball CSP\_BGA Signal Descriptions (Continued)**

Signal Name	Description	Port	Pin Name
$\overline{\text{SMC0\_ARE}}$	SMC0 Read Enable	A	PA_13
$\overline{\text{SMC0\_AWE}}$	SMC0 Write Enable	A	PA_14
SMC0_D00	SMC0 Data 0	B	PB_07
SMC0_D01	SMC0 Data 1	B	PB_06
SMC0_D02	SMC0 Data 2	B	PB_05
SMC0_D03	SMC0 Data 3	B	PB_04
SMC0_D04	SMC0 Data 4	B	PB_03
SMC0_D05	SMC0 Data 5	B	PB_02
SMC0_D06	SMC0 Data 6	B	PB_01
SMC0_D07	SMC0 Data 7	B	PB_00
SMC0_D08	SMC0 Data 8	B	PB_08
SMC0_D09	SMC0 Data 9	B	PB_09
SMC0_D10	SMC0 Data 10	B	PB_10
SMC0_D11	SMC0 Data 11	B	PB_11
SMC0_D12	SMC0 Data 12	B	PB_12
SMC0_D13	SMC0 Data 13	B	PB_13
SMC0_D14	SMC0 Data 14	B	PB_14
SMC0_D15	SMC0 Data 15	B	PB_15
SPI0_CLK	SPI0 Clock	B	PB_00
SPI0_CLK	SPI0 Clock	C	PC_04
SPI0_D2	SPI0 Data 2	B	PB_03
SPI0_D2	SPI0 Data 2	C	PC_08
SPI0_D3	SPI0 Data 3	B	PB_07
SPI0_D3	SPI0 Data 3	C	PC_09
SPI0_MISO	SPI0 Master In, Slave Out	B	PB_01
SPI0_MISO	SPI0 Master In, Slave Out	C	PC_06
SPI0_MOSI	SPI0 Master Out, Slave In	B	PB_02
SPI0_MOSI	SPI0 Master Out, Slave In	C	PC_07
SPI0_RDY	SPI0 Ready	A	PA_06
$\overline{\text{SPI0\_SEL1}}$	SPI0 Slave Select Output 1	A	PA_05
$\overline{\text{SPI0\_SEL2}}$	SPI0 Slave Select Output 2	A	PA_06
$\overline{\text{SPI0\_SEL3}}$	SPI0 Slave Select Output 3	C	PC_11
$\overline{\text{SPI0\_SEL4}}$	SPI0 Slave Select Output 4	B	PB_04
$\overline{\text{SPI0\_SEL5}}$	SPI0 Slave Select Output 5	B	PB_05
$\overline{\text{SPI0\_SEL6}}$	SPI0 Slave Select Output 6	B	PB_06
$\overline{\text{SPI0\_SS}}$	SPI0 Slave Select Input	A	PA_05
SPI1_CLK	SPI1 Clock	A	PA_00
SPI1_MISO	SPI1 Master In, Slave Out	A	PA_01
SPI1_MOSI	SPI1 Master Out, Slave In	A	PA_02
SPI1_RDY	SPI1 Ready	A	PA_03
$\overline{\text{SPI1\_SEL1}}$	SPI1 Slave Select Output 1	A	PA_04
$\overline{\text{SPI1\_SEL2}}$	SPI1 Slave Select Output 2	A	PA_03
$\overline{\text{SPI1\_SEL3}}$	SPI1 Slave Select Output 3	C	PC_10
$\overline{\text{SPI1\_SEL4}}$	SPI1 Slave Select Output 4	A	PA_14
$\overline{\text{SPI1\_SS}}$	SPI1 Slave Select Input	A	PA_04
SPI2_CLK	SPI2 Clock	B	PB_10

# ADSP-BF700/701/702/703/704/705/706/707

**Table 7. ADSP-BF70x 184-Ball CSP\_BGA Signal Descriptions (Continued)**

Signal Name	Description	Port	Pin Name
$\overline{\text{SYS\_FAULT}}$	Active-Low Fault Output	Not Muxed	$\overline{\text{SYS\_FAULT}}$
$\overline{\text{SYS\_HWRST}}$	Processor Hardware Reset Control	Not Muxed	$\overline{\text{SYS\_HWRST}}$
$\overline{\text{SYS\_NMI}}$	Nonmaskable Interrupt	Not Muxed	$\overline{\text{SYS\_NMI}}$
$\overline{\text{SYS\_RESOUT}}$	Reset Output	Not Muxed	$\overline{\text{SYS\_RESOUT}}$
SYS_WAKE0	Power Saving Mode Wake-up 0	B	PB_07
SYS_WAKE1	Power Saving Mode Wake-up 1	B	PB_08
SYS_WAKE2	Power Saving Mode Wake-up 2	B	PB_12
SYS_WAKE3	Power Saving Mode Wake-up 3	C	PC_02
SYS_WAKE4	Power Saving Mode Wake-up 4	A	PA_12
SYS_XTAL	Crystal Output	Not Muxed	SYS_XTAL
TM0_AC10	TIMER0 Alternate Capture Input 0	C	PC_03
TM0_AC11	TIMER0 Alternate Capture Input 1	B	PB_01
TM0_AC12	TIMER0 Alternate Capture Input 2	C	PC_07
TM0_AC13	TIMER0 Alternate Capture Input 3	B	PB_09
TM0_AC14	TIMER0 Alternate Capture Input 4	C	PC_01
TM0_AC15	TIMER0 Alternate Capture Input 5	C	PC_02
TM0_AC16	TIMER0 Alternate Capture Input 6	A	PA_12
TM0_ACLK0	TIMER0 Alternate Clock 0	C	PC_04
TM0_ACLK1	TIMER0 Alternate Clock 1	C	PC_10
TM0_ACLK2	TIMER0 Alternate Clock 2	C	PC_09
TM0_ACLK3	TIMER0 Alternate Clock 3	B	PB_00
TM0_ACLK4	TIMER0 Alternate Clock 4	B	PB_10
TM0_ACLK5	TIMER0 Alternate Clock 5	A	PA_14
TM0_ACLK6	TIMER0 Alternate Clock 6	B	PB_04
TM0_CLK	TIMER0 Clock	B	PB_06
TM0_TMR0	TIMER0 Timer 0	A	PA_05
TM0_TMR1	TIMER0 Timer 1	A	PA_06
TM0_TMR2	TIMER0 Timer 2	A	PA_07
TM0_TMR3	TIMER0 Timer 3	C	PC_05
TM0_TMR4	TIMER0 Timer 4	A	PA_09
TM0_TMR5	TIMER0 Timer 5	A	PA_10
TM0_TMR6	TIMER0 Timer 6	A	PA_11
TM0_TMR7	TIMER0 Timer 7	A	PA_04
TRACE0_CLK	TPIU0 Trace Clock	B	PB_10
TRACE0_D00	TPIU0 Trace Data 0	B	PB_15
TRACE0_D01	TPIU0 Trace Data 1	B	PB_14
TRACE0_D02	TPIU0 Trace Data 2	B	PB_13
TRACE0_D03	TPIU0 Trace Data 3	B	PB_12
TRACE0_D04	TPIU0 Trace Data 4	B	PB_11
TRACE0_D05	TPIU0 Trace Data 5	A	PA_02
TRACE0_D06	TPIU0 Trace Data 6	A	PA_01
TRACE0_D07	TPIU0 Trace Data 7	A	PA_00
TWI0_SCL	TWI0 Serial Clock	Not Muxed	TWI0_SCL
TWI0_SDA	TWI0 Serial Data	Not Muxed	TWI0_SDA
UART0_CTS	UART0 Clear to Send	C	PC_03
UART0_RTS	UART0 Request to Send	C	PC_02

# ADSP-BF700/701/702/703/704/705/706/707

## GPIO MULTIPLEXING FOR 12 mm × 12 mm 88-LEAD LFCSP (QFN)

Table 12 through Table 14 identify the pin functions that are multiplexed on the general-purpose I/O pins of the 12 mm × 12 mm 88-Lead LFCSP (QFN) package.

Table 12. Signal Multiplexing for Port A

Signal Name	Multiplexed Function 0	Multiplexed Function 1	Multiplexed Function 2	Multiplexed Function 3	Multiplexed Function Input Tap
PA_00	SPI1_CLK		TRACE0_D07	SMC0_ABE0	
PA_01	SPI1_MISO		TRACE0_D06	SMC0_ABE1	
PA_02	SPI1_MOSI		TRACE0_D05	SMC0_AMS1	
PA_03	SPI1_SEL2	SPI1_RDY		SMC0_ARDY	
PA_04	SPI1_SEL1	TM0_TMR7	SPI2_RDY	SMC0_A08	SPI1_SS
PA_05	TM0_TMR0	SPIO_SEL1		SMC0_A07	SPIO_SS
PA_06	TM0_TMR1	SPIO_SEL2	SPI0_RDY	SMC0_A06	
PA_07	TM0_TMR2	SPT1_BT DV	SPT1_AT DV	SMC0_A05	CNT0_DG
PA_08	PPIO_D11	MSIO_CD	SPT1_ACLK	SMC0_A01	
PA_09	PPIO_D10	TM0_TMR4	SPT1_AFS	SMC0_A02	
PA_10	PPIO_D09	TM0_TMR5	SPT1_AD0	SMC0_A03	
PA_11	PPIO_D08	TM0_TMR6	SPT1_AD1	SMC0_A04	
PA_12	PPIO_FS1	CAN1_RX	SPT0_AFS	SMC0_AOE	TM0_AC16/SYS_WAKE4
PA_13	PPIO_FS2	CAN1_TX	SPT0_ACLK	SMC0_ARE	CNT0_ZM
PA_14	PPIO_CLK	SPI1_SEL4	SPT0_AD0	SMC0_AWE	TM0_ACLK5
PA_15	PPIO_FS3	SPT0_AT DV	SPT0_BT DV	SMC0_AMS0	CNT0_UD

Table 13. Signal Multiplexing for Port B

Signal Name	Multiplexed Function 0	Multiplexed Function 1	Multiplexed Function 2	Multiplexed Function 3	Multiplexed Function Input Tap
PB_00	PPIO_D07	SPT1_BCLK	SPI0_CLK	SMC0_D07	TM0_ACLK3
PB_01	PPIO_D06	SPT1_BFS	SPI0_MISO	SMC0_D06	TM0_AC11
PB_02	PPIO_D05	SPT1_BD0	SPI0_MOSI	SMC0_D05	
PB_03	PPIO_D04	SPT1_BD1	SPI0_D2	SMC0_D04	
PB_04	PPIO_D03	SPT0_BCLK	SPIO_SEL4	SMC0_D03	TM0_ACLK6
PB_05	PPIO_D02	SPT0_BD0	SPIO_SEL5	SMC0_D02	
PB_06	PPIO_D01	SPT0_BFS	SPIO_SEL6	SMC0_D01	TM0_CLK
PB_07	PPIO_D00	SPT0_BD1	SPI0_D3	SMC0_D00	SYS_WAKE0
PB_08	UART0_TX	PPIO_D16	SPI2_SEL2	SMC0_D08	SYS_WAKE1
PB_09	UART0_RX	PPIO_D17	SPI2_SEL3	SMC0_D09	TM0_AC13
PB_10	SPI2_CLK		TRACE0_CLK	SMC0_D10	TM0_ACLK4
PB_11	SPI2_MISO		TRACE0_D04	SMC0_D11	
PB_12	SPI2_MOSI		TRACE0_D03	SMC0_D12	SYS_WAKE2
PB_13	SPI2_D2	UART1_RTS	TRACE0_D02	SMC0_D13	
PB_14	SPI2_D3	UART1_CTS	TRACE0_D01	SMC0_D14	
PB_15	SPI2_SEL1		TRACE0_D00	SMC0_D15	SPI2_SS



# ADSP-BF700/701/702/703/704/705/706/707

## ADSP-BF70x DESIGNER QUICK REFERENCE

Table 15 provides a quick reference summary of pin related information for circuit board design. The columns in this table provide the following information:

- **Signal Name:** The Signal Name column in the table includes the signal name for every pin and (where applicable) the GPIO multiplexed pin function for every pin.
- **Pin Type:** The Type column in the table identifies the I/O type or supply type of the pin. The abbreviations used in this column are na (none), I/O (input/output), a (analog), s (supply), and g (ground).
- **Driver Type:** The Driver Type column in the table identifies the driver type used by the pin. The driver types are defined in the output drive currents section of this data sheet.
- **Internal Termination:** The Int Term column in the table specifies the termination present when the processor is not in the reset or hibernate state. The abbreviations used in this column are wk (weak keeper, weakly retains previous value driven on the pin), pu (pull-up), or pd (pull-down).
- **Reset Termination:** The Reset Term column in the table specifies the termination present when the processor is in the reset state. The abbreviations used in this column are wk (weak keeper, weakly retains previous value driven on the pin), pu (pull-up), or pd (pull-down).
- **Reset Drive:** The Reset Drive column in the table specifies the active drive on the signal when the processor is in the reset state.
- **Hibernate Termination:** The Hiber Term column in the table specifies the termination present when the processor is in the hibernate state. The abbreviations used in this column are wk (weak keeper, weakly retains previous value driven on the pin), pu (pull-up), or pd (pull-down).
- **Hibernate Drive:** The Hiber Drive column in the table specifies the active drive on the signal when the processor is in the hibernate state.

- **Power Domain:** The Power Domain column in the table specifies the power supply domain in which the signal resides.
- **Description and Notes:** The Description and Notes column in the table identifies any special requirements or characteristics for the signal. If no special requirements are listed the signal may be left unconnected if it is not used. Also, for multiplexed general-purpose I/O pins, this column identifies the functions available on the pin.

If an external pull-up or pull-down resistor is required for any signal, 100 kΩ is the maximum value that can be used unless otherwise noted.

Note that for Port A, Port B, and Port C (PA\_00 to PC\_14), when  $\overline{\text{SYS\_HWRST}}$  is low, these pads are three-state. After  $\overline{\text{SYS\_HWRST}}$  is released, but before code execution begins, these pins are internally pulled up. Subsequently, the state depends on the input enable and output enable which are controlled by software.

Software control of internal pull-ups works according to the following settings in the PADS\_PCFG0 register. When PADS\_PCFG0 = 0: For PA\_15:PA\_00, PB\_15:PB\_00, and PC\_14:PC\_00, the internal pull-up is enabled when both the input enable and output enable of a particular pin are deasserted. When PADS\_PCFG0 = 1: For PA\_15:PA\_00, PB\_15:PB\_00, and PC\_14:PC\_00, the internal pull-up is enabled as long as the output enable of a particular pin is deasserted.

There are some exceptions to this scheme:

- Internal pull-ups are always disabled if MSI mode is selected for that signal.
- The following signals enabled the internal pull-down when the output enable is de-asserted:  $\overline{\text{SMC0\_AMS}}[1:0]$ ,  $\overline{\text{SMC0\_ARE}}$ ,  $\overline{\text{SMC0\_AWE}}$ ,  $\overline{\text{SMC0\_AOE}}$ ,  $\overline{\text{SMC0\_ARDY}}$ ,  $\overline{\text{SPIO\_SEL}}[6:1]$ ,  $\overline{\text{SPI1\_SEL}}[4:1]$ , and  $\overline{\text{SPI2\_SEL}}[3:1]$ .

Table 15. ADSP-BF70x Designer Quick Reference

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Hiber Term	Hiber Drive	Power Domain	Description and Notes
DMC0_A00	I/O	B	none	none	none	none	none	VDD_DMC	Desc: DMC0 Address 0 Notes: No notes.
DMC0_A01	I/O	B	none	none	none	none	none	VDD_DMC	Desc: DMC0 Address 1 Notes: No notes.
DMC0_A02	I/O	B	none	none	none	none	none	VDD_DMC	Desc: DMC0 Address 2 Notes: No notes.
DMC0_A03	I/O	B	none	none	none	none	none	VDD_DMC	Desc: DMC0 Address 3 Notes: No notes.
DMC0_A04	I/O	B	none	none	none	none	none	VDD_DMC	Desc: DMC0 Address 4 Notes: No notes.
DMC0_A05	I/O	B	none	none	none	none	none	VDD_DMC	Desc: DMC0 Address 5 Notes: No notes.

# ADSP-BF700/701/702/703/704/705/706/707

**Table 15. ADSP-BF70x Designer Quick Reference (Continued)**

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Hiber Term	Hiber Drive	Power Domain	Description and Notes
GND_HADC	g	na	none	none	none	none	none	na	Desc: Ground HADC Notes: If HADC is not used, connect to ground.
HADC0_VIN0	a	na	none	none	none	none	none	VDD_HADC	Desc: HADC0 Analog Input at channel 0 Notes: If HADC is not used, connect to ground.
HADC0_VIN1	a	na	none	none	none	none	none	VDD_HADC	Desc: HADC0 Analog Input at channel 1 Notes: If HADC is not used, connect to ground.
HADC0_VIN2	a	na	none	none	none	none	none	VDD_HADC	Desc: HADC0 Analog Input at channel 2 Notes: If HADC is not used, connect to ground.
HADC0_VIN3	a	na	none	none	none	none	none	VDD_HADC	Desc: HADC0 Analog Input at channel 3 Notes: If HADC is not used, connect to ground.
HADC0_VREFN	a	na	none	none	none	none	none	VDD_HADC	Desc: HADC0 Ground Reference for ADC Notes: If HADC is not used, connect to ground.
HADC0_VREFP	a	na	none	none	none	none	none	VDD_HADC	Desc: HADC0 External Reference for ADC Notes: If HADC is not used, connect to ground.
JTG_TCK_SWCLK	I/O	na	pd	none	none	none	none	VDD_EXT	Desc: JTAG Clock   Serial Wire Clock Notes: Functional during reset.
JTG_TDI	I/O	na	pu	none	none	none	none	VDD_EXT	Desc: JTAG Serial Data In Notes: Functional during reset.
JTG_TDO_SWO	I/O	A	none	none	none	none	none	VDD_EXT	Desc: JTAG Serial Data Out   Serial Wire Out Notes: Functional during reset, three-state when $\overline{\text{JTG\_TRST}}$ is asserted.
JTG_TMS_SWDIO	I/O	A	pu	none	none	none	none	VDD_EXT	Desc: JTAG Mode Select   Serial Wire DIO Notes: Functional during reset.
$\overline{\text{JTG\_TRST}}$	I/O	na	pd	none	none	none	none	VDD_EXT	Desc: JTAG Reset Notes: Functional during reset, a 10k external pull-down may be used to shorten the $t_{\text{VDD\_EXT\_RST}}$ timing requirement.
PA_00	I/O	A	none	none	none	none	none	VDD_EXT	Desc: SPI1 Clock   TRACE0 Trace Data 7   SMC0 Byte Enable 0 Notes: SPI clock requires a pull-down when controlling most SPI flash devices.
PA_01	I/O	A	none	none	none	none	none	VDD_EXT	Desc: SPI1 Master In, Slave Out   TRACE0 Trace Data 6   SMC0 Byte Enable 1 Notes: Pull-up required for SPI_MISO if SPI master boot is used.

# ADSP-BF700/701/702/703/704/705/706/707

Table 15. ADSP-BF70x Designer Quick Reference (Continued)

Signal Name	Type	Driver Type	Int Term	Reset Term	Reset Drive	Hiber Term	Hiber Drive	Power Domain	Description and Notes
PC_05	I/O	A	none	none	none	none	none	VDD_EXT	Desc: SPT0 Channel A Frame Sync   TM0 Timer 3   MSIO Command Notes: An external pull-up may be required for MSI modes, see the MSI chapter in the hardware reference for details.
PC_06	I/O	A	none	none	none	none	none	VDD_EXT	Desc: SPT0 Channel B Data 0   SPI0 Master In, Slave Out   MSIO Data 3 Notes: An external pull-up may be required for MSI modes, see the MSI chapter in the hardware reference for details.
PC_07	I/O	A	none	none	none	none	none	VDD_EXT	Desc: SPT0 Channel B Frame Sync   SPI0 Master Out, Slave In   MSIO Data 2   TM0 Alternate Capture Input 2 Notes: An external pull-up may be required for MSI modes, see the MSI chapter in the hardware reference for details.
PC_08	I/O	A	none	none	none	none	none	VDD_EXT	Desc: SPT0 Channel A Data 0   SPI0 Data 2   MSIO Data 0 Notes: An external pull-up may be required for MSI modes, see the MSI chapter in the hardware reference for details.
PC_09	I/O	A	none	none	none	none	none	VDD_EXT	Desc: SPT0 Channel A Clock   SPI0 Data 3   MSIO Clock   TM0 Alternate Clock 2 Notes: No notes.
PC_10	I/O	A	none	none	none	none	none	VDD_EXT	Desc: SPT1 Channel B Clock   MSIO Data 4   SPI1 Slave Select Output 3   TM0 Alternate Clock 1 Notes: An external pull-up may be required for MSI modes, see the MSI chapter in the hardware reference for details. SPI slave select outputs require a pull-up when used.
PC_11	I/O	A	none	none	none	none	none	VDD_EXT	Desc: SPT1 Channel B Frame Sync   MSIO Data 5   SPI0 Slave Select Output 3 Notes: An external pull-up may be required for MSI modes, see the MSI chapter in the hardware reference for details. SPI slave select outputs require a pull-up when used.
PC_12	I/O	A	none	none	none	none	none	VDD_EXT	Desc: SPT1 Channel B Data 0   MSIO Data 6 Notes: An external pull-up may be required for MSI modes, see the MSI chapter in the hardware reference for details.

# ADSP-BF700/701/702/703/704/705/706/707

**Table 16. TWI\_VSEL Selections and  $V_{DD\_EXT}/V_{BUSTWI}$**

TWI_DT Setting	$V_{DD\_EXT}$ Nominal	$V_{BUSTWI}$ Min	$V_{BUSTWI}$ Nominal	$V_{BUSTWI}$ Max	Unit
TWI000 <sup>1</sup>	3.30	3.13	3.30	3.47	V
TWI001	1.80	1.70	1.80	1.90	V
TWI011	1.80	3.13	3.30	3.47	V
TWI100	3.30	4.75	5.00	5.25	V

<sup>1</sup> Designs must comply with the  $V_{DD\_EXT}$  and  $V_{BUSTWI}$  voltages specified for the default TWI\_DT setting for correct JTAG boundary scan operation during reset.

## Clock Related Operating Conditions

Table 17 and Table 18 describe the core clock, system clock, and peripheral clock timing requirements. The data presented in the tables applies to all speed grades (found in the Ordering Guide) except where expressly noted. Figure 6 provides a graphical representation of the various clocks and their available divider values.

**Table 17. Core and System Clock Operating Conditions**

Parameter	Ratio Restriction	PLLCLK Restriction	Min	Max	Unit
$f_{CCLK}$ Core Clock Frequency	$f_{CCLK} \geq f_{SYSCLK}$	PLLCLK = 800		400	MHz
$f_{CCLK}$ Core Clock Frequency	$f_{CCLK} \geq f_{SYSCLK}$	$600 \leq PLLCLK < 800$		390	MHz
$f_{CCLK}$ Core Clock Frequency	$f_{CCLK} \geq f_{SYSCLK}$	$380 \leq PLLCLK < 600$		380	MHz
$f_{CCLK}$ Core Clock Frequency	$f_{CCLK} \geq f_{SYSCLK}$	$230.2 \leq PLLCLK < 380$		PLLCLK	MHz
$f_{SYSCLK}$ SYSCLK Frequency <sup>1</sup>		PLLCLK = 800	60	200	MHz
$f_{SYSCLK}$ SYSCLK Frequency <sup>1</sup>		$600 \leq PLLCLK < 800$	60	195	MHz
$f_{SYSCLK}$ SYSCLK Frequency <sup>1</sup>		$380 \leq PLLCLK < 600$	60	190	MHz
$f_{SYSCLK}$ SYSCLK Frequency <sup>1</sup>		$230.2 \leq PLLCLK < 380$	60	PLLCLK ÷ 2	MHz
$f_{SCLK0}$ SCLK0 Frequency <sup>1</sup>	$f_{SYSCLK} \geq f_{SCLK0}$		30	100	MHz
$f_{SCLK1}$ SCLK1 Frequency	$f_{SYSCLK} \geq f_{SCLK1}$			200	MHz
$f_{DCLK}$ DDR2 Clock Frequency	$f_{SYSCLK} \geq f_{DCLK}$		125	200	MHz
$f_{DCLK}$ LPDDR Clock Frequency	$f_{SYSCLK} \geq f_{DCLK}$		10	200	MHz

<sup>1</sup> The minimum frequency for SYSCLK and SCLK0 applies only when the USB is used.

# ADSP-BF700/701/702/703/704/705/706/707

## Power-Up Reset Timing

A power-up reset is required to place the processor in a known state after power-up. A power-up reset is initiated by asserting  $\overline{\text{SYS\_HWRST}}$  and  $\overline{\text{JTG\_TRST}}$ . During power-up reset, all pins are high impedance except for those noted in the [ADSP-BF70x Designer Quick Reference on Page 38](#).

Both  $\overline{\text{JTG\_TRST}}$  and  $\overline{\text{SYS\_HWRST}}$  need to be asserted upon power-up, but only  $\overline{\text{SYS\_HWRST}}$  needs to be released for the device to boot properly.  $\overline{\text{JTG\_TRST}}$  may be asserted indefinitely for normal operation.  $\overline{\text{JTG\_TRST}}$  only needs to be released when using an emulator to connect to the DAP for debug or boundary scan. There is an internal pull-down on  $\overline{\text{JTG\_TRST}}$  to ensure internal emulation logic will always be properly initialized during power-up reset.

Table 30 and Figure 9 show the relationship between power supply startup and processor reset timing, related to the clock generation unit (CGU) and reset control unit (RCU). In Figure 9,  $V_{\text{DD\_SUPPLIES}}$  are  $V_{\text{DD\_INT}}$ ,  $V_{\text{DD\_EXT}}$ ,  $V_{\text{DD\_DMC}}$ ,  $V_{\text{DD\_USB}}$ ,  $V_{\text{DD\_RTC}}$ ,  $V_{\text{DD\_OTP}}$ , and  $V_{\text{DD\_HADG}}$ .

There is no power supply sequencing requirement for the ADSP-BF70x processor. However, if saving power during power-on is important, bringing up  $V_{\text{DD\_INT}}$  last is recommended. This avoids a small current drain in the  $V_{\text{DD\_INT}}$  domain during the transition period of I/O voltages from 0 V to within the voltage specification.

**Table 30. Power-Up Reset Timing**

Parameter	Min	Max	Unit	
<i>Timing Requirement</i>				
$t_{\text{RST\_IN\_PWR}}$	$\overline{\text{SYS\_HWRST}}$ and $\overline{\text{JTG\_TRST}}$ Deasserted After $V_{\text{DD\_INT}}$ , $V_{\text{DD\_DMC}}$ , $V_{\text{DD\_USB}}$ , $V_{\text{DD\_RTC}}$ , $V_{\text{DD\_OTP}}$ , $V_{\text{DD\_HADG}}$ , and $\text{SYS\_CLKIN}$ are Stable and Within Specification		$11 \times t_{\text{CKIN}}$	ns
$t_{\text{VDDEXT\_RST}}$	$\overline{\text{SYS\_HWRST}}$ Deasserted After $V_{\text{DD\_EXT}}$ is Stable and Within Specifications (No External Pull-Down on $\overline{\text{JTG\_TRST}}$ )		10	$\mu\text{s}$
$t_{\text{VDDEXT\_RST}}$	$\overline{\text{SYS\_HWRST}}$ Deasserted After $V_{\text{DD\_EXT}}$ is Stable and Within Specifications (10k External Pull-Down on $\overline{\text{JTG\_TRST}}$ )		1	$\mu\text{s}$



Figure 9. Power-Up Reset Timing

# ADSP-BF700/701/702/703/704/705/706/707

## DDR2 SDRAM Read Cycle Timing

Table 40 and Figure 18 show DDR2 SDRAM read cycle timing, related to the dynamic memory controller (DMC).

**Table 40. DDR2 SDRAM Read Cycle Timing,  $V_{DD\_DMC}$  Nominal 1.8 V**

Parameter		200 MHz <sup>1</sup>		Unit
		Min	Max	
<i>Timing Requirements</i>				
$t_{DQSQ}$	DMC0_DQS-DMC0_DQ Skew for DMC0_DQS and Associated DMC0_DQ Signals		0.35	ns
$t_{QH}$	DMC0_DQ, DMC0_DQS Output Hold Time From DMC0_DQS	1.8		ns
$t_{RPRE}$	Read Preamble	0.9		$t_{CK}$
$t_{RPST}$	Read Postamble	0.4		$t_{CK}$

<sup>1</sup> To ensure proper operation of the DDR2, all the DDR2 guidelines have to be strictly followed.




Figure 18. DDR2 SDRAM Controller Input AC Timing

# ADSP-BF700/701/702/703/704/705/706/707



Figure 27. Serial Ports

# ADSP-BF700/701/702/703/704/705/706/707

Table 51. Serial Ports—Enable and Three-State

Parameter	$V_{DD\_EXT}$ 1.8V Nominal		$V_{DD\_EXT}$ 3.3V Nominal		Unit
	Min	Max	Min	Max	
<i>Switching Characteristics</i>					
$t_{DDTEN}$	Data Enable from External Transmit SPT_CLK <sup>1</sup>		1		ns
$t_{DDTTE}$	Data Disable from External Transmit SPT_CLK <sup>1</sup>			14	ns
$t_{DDTIN}$	Data Enable from Internal Transmit SPT_CLK <sup>1</sup>		-1.12		ns
$t_{DDTTI}$	Data Disable from Internal Transmit SPT_CLK <sup>1</sup>			2.8	ns

<sup>1</sup> Referenced to drive edge.



Figure 28. Serial Ports—Enable and Three-State



# ADSP-BF700/701/702/703/704/705/706/707

## Serial Peripheral Interface (SPI) Port—SPI\_RDY Slave Timing

Table 56. SPI Port—SPI\_RDY Slave Timing

Parameter	$V_{DD\_EXT}$ 1.8 V/3.3 V Nominal		Unit
	Min	Max	
<i>Switching Characteristics</i>			
$t_{DSPISCKRDYSR}$ SPI_RDY De-assertion from Valid Input SPI_CLK Edge in Slave Mode Receive	$2.5 \times t_{SCLK0} + t_{HDSPID}$	$3.5 \times t_{SCLK0} + t_{DDSPID}$	ns
$t_{DSPISCKRDYST}$ SPI_RDY De-assertion from Valid Input SPI_CLK Edge in Slave Mode Transmit	$3.5 \times t_{SCLK0} + t_{HDSPID}$	$4.5 \times t_{SCLK0} + t_{DDSPID}$	ns



Figure 33. SPI\_RDY De-assertion from Valid Input SPI\_CLK Edge in Slave Mode Receive (FCCH = 0)



Figure 34. SPI\_RDY De-assertion from Valid Input SPI\_CLK Edge in Slave Mode Transmit (FCCH = 1)

# ADSP-BF700/701/702/703/704/705/706/707

## ADSP-BF70x 184-BALL CSP\_BGA BALL ASSIGNMENTS (NUMERICAL BY BALL NUMBER)

Figure 69 shows an overview of signal placement on the 184-ball CSP\_BGA.

Table 67 lists the 184-ball CSP\_BGA package by ball number for the ADSP-BF70x. Table 68 lists the 184-ball CSP\_BGA package by signal.




Figure 69. 184-Ball CSP\_BGA Configuration

# ADSP-BF700/701/702/703/704/705/706/707

## ADSP-BF70x 12 mm × 12 mm 88-LEAD LFCSP (QFN) LEAD ASSIGNMENTS (NUMERICAL BY LEAD NUMBER)

Figure 70 shows an overview of signal placement on the 12 mm × 12 mm 88-lead LFCSP (QFN).




Figure 70. 12 mm × 12 mm 88-Lead LFCSP (QFN) Configuration

# ADSP-BF700/701/702/703/704/705/706/707

Table 69 lists the 12 mm × 12 mm 88-Lead LFCSP (QFN) package by lead number for the ADSP-BF70x. Table 70 lists the 12 mm × 12 mm 88-Lead LFCSP (QFN) package by signal.

**Table 69. 12 mm × 12 mm 88-Lead LFCSP (QFN) Lead Assignment (Numerical by Lead Number)**

Lead No.	Signal Name	Lead No.	Signal Name	Lead No.	Signal Name	Lead No.	Signal Name
1	PC_10	24	PB_14	47	PB_02	70	PA_07
2	PC_09	25	PB_13	48	PB_01	71	PA_06
3	PC_08	26	VDD_EXT	49	VDD_OTP	72	VDD_EXT
4	VDD_EXT	27	PB_12	50	VDD_EXT	73	PA_05
5	PC_07	28	PB_11	51	VDD_INT	74	PA_04
6	PC_06	29	PB_10	52	PB_00	75	PA_03
7	PC_05	30	VDD_INT	53	PA_15	76	GND
8	PC_04	31	USB0_XTAL	54	PA_14	77	$\overline{\text{SYS\_NMI}}$
9	PC_03	32	USB0_CLKIN	55	VDD_EXT	78	PA_02
10	PC_02	33	USB0_ID	56	SYS_XTAL	79	SYS_EXTWAKE
11	VDD_EXT	34	USB0_VBUS	57	SYS_CLKIN	80	PA_01
12	SYS_CLKOUT	35	USB0_DP	58	PA_13	81	VDD_INT
13	PC_01	36	VDD_USB	59	PA_12	82	VDD_EXT
14	VDD_INT	37	USB0_DM	60	PA_11	83	JTG_TDO_SWO
15	$\overline{\text{SYS\_RESOUT}}$	38	USB0_VBC	61	VDD_INT	84	JTG_TMS_SWDIO
16	PC_00	39	PB_09	62	VDD_EXT	85	JTG_TCK_SWCLK
17	VDD_EXT	40	PB_08	63	PA_10	86	JTG_TDI
18	TWI0_SDA	41	VDD_EXT	64	PA_09	87	$\overline{\text{JTG\_TRST}}$
19	TWI0_SCL	42	PB_07	65	$\overline{\text{SYS\_FAULT}}$	88	PA_00
20	RTC0_XTAL	43	PB_06	66	SYS_BMODE0	89*	GND
21	RTC0_CLKIN	44	PB_05	67	SYS_BMODE1		
22	VDD_RTC	45	PB_04	68	$\overline{\text{SYS\_HWRST}}$		
23	PB_15	46	PB_03	69	PA_08		

\*Pin no. 89 is the GND supply (see Figure 70) for the processor; this pad must connect to GND.

# ADSP-BF700/701/702/703/704/705/706/707

## PLANNED AUTOMOTIVE PRODUCTION PRODUCTS

Model <sup>1, 2, 3</sup>	Max. Core Clock	L2 SRAM	Temperature Grade <sup>4</sup>	Package Description	Package Option
ADBF702WCCPZ3xx	300 MHz	256K bytes	-40°C to +105°C	88-Lead LFCSP_VQ	CP-88-8
ADBF702WCCPZ4xx	400 MHz	256K bytes	-40°C to +105°C	88-Lead LFCSP_VQ	CP-88-8
ADBF703WBCZ3xx	300 MHz	256K bytes	-40°C to +105°C	184-Ball CSP_BGA	BC-184-1
ADBF703WBCZ4xx	400 MHz	256K bytes	-40°C to +105°C	184-Ball CSP_BGA	BC-184-1
ADBF704WCCPZ3xx	300 MHz	512K bytes	-40°C to +105°C	88-Lead LFCSP_VQ	CP-88-8
ADBF704WCCPZ4xx	400 MHz	512K bytes	-40°C to +105°C	88-Lead LFCSP_VQ	CP-88-8
ADBF705WBCZ3xx	300 MHz	512K bytes	-40°C to +105°C	184-Ball CSP_BGA	BC-184-1
ADBF705WBCZ4xx	400 MHz	512K bytes	-40°C to +105°C	184-Ball CSP_BGA	BC-184-1
ADBF706WCCPZ3xx	300 MHz	1024K bytes	-40°C to +105°C	88-Lead LFCSP_VQ	CP-88-8
ADBF706WCCPZ4xx	400 MHz	1024K bytes	-40°C to +105°C	88-Lead LFCSP_VQ	CP-88-8
ADBF707WBCZ3xx	300 MHz	1024K bytes	-40°C to +105°C	184-Ball CSP_BGA	BC-184-1
ADBF707WBCZ4xx	400 MHz	1024K bytes	-40°C to +105°C	184-Ball CSP_BGA	BC-184-1

<sup>1</sup>Select Automotive grade products, supporting -40°C to +105°C T<sub>AMBIENT</sub> condition, will be available when they appear in the Automotive Products table.

<sup>2</sup>Z = RoHS Compliant Part.

<sup>3</sup>xx denotes the current die revision.

<sup>4</sup>Referenced temperature is ambient temperature. The ambient temperature is not a specification. See [Operating Conditions on Page 50](#) for the junction temperature (T<sub>J</sub>) specification which is the only temperature specification.