E·XFL

NXP USA Inc. - KMSC7116VM1000 Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

Product Status	Obsolete
Туре	Fixed Point
Interface	Host Interface, I ² C, UART
Clock Rate	266MHz
Non-Volatile Memory	ROM (8kB)
On-Chip RAM	400kB
Voltage - I/O	3.30V
Voltage - Core	1.20V
Operating Temperature	-40°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	400-LFBGA
Supplier Device Package	400-LFBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmsc7116vm1000

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

1	Pin Assignments4						
	1.1	MAP-BGA Ball Layout Diagrams					
	1.2	Signal List By Ball Location					
2	Elect	rical Characteristics17					
	2.1	Maximum Ratings					
	2.2	Recommended Operating Conditions					
	2.3	Thermal Characteristics					
	2.4	DC Electrical Characteristics					
	2.5	AC Timings					
3	Hard	ware Design Considerations41					
	3.1	Thermal Design Considerations					
	3.2	Power Supply Design Considerations					
	3.3	Estimated Power Usage Calculations					
	3.4	Reset and Boot					
	3.5	DDR Memory System Guidelines					
4	Order	ring Information					
5	Packa	age Information					
6	Produ	uct Documentation					
7	Revis	ion History					

List of Figures

Figure 1.	MSC7116 Block Diagram
Figure 2.	MSC7116 Molded Array Process-Ball Grid Array
	(MAP-BGA), Top View 4
Figure 3.	MSC7116 Molded Array Process-Ball Grid Array
	(MAP-BGA), Bottom View
Figure 4.	Timing Diagram for a Reset Configuration Write 25
Figure 5.	DDR DRAM Input Timing Diagram
Figure 6.	DDR DRAM Output Timing Diagram
Figure 7.	DDR DRAM AC Test Load

Figure 8.	TDM Receive Signals
Figure 9.	TDM Transmit Signals
Figure 10.	Ethernet Receive Signal Timing
Figure 11.	Ethernet Receive Signal Timing
Figure 12.	Asynchronous Input Signal Timing
Figure 13.	Serial Management Channel Timing
Figure 14.	Read Timing Diagram, Single Data Strobe
Figure 15.	Read Timing Diagram, Double Data Strobe
Figure 16.	Write Timing Diagram, Single Data Strobe
Figure 17.	Write Timing Diagram, Double Data Strobe
Figure 18.	Host DMA Read Timing Diagram, HPCR[OAD] = 035
Figure 19.	Host DMA Write Timing Diagram, HPCR[OAD] = 035
Figure 20.	I2C Timing Diagram
Figure 21.	UART Input Timing
Figure 22.	UART Output Timing
Figure 23.	EE Pin Timing
Figure 24.	EVNT Pin Timing
Figure 25.	GPI/GPO Pin Timing
Figure 26.	Test Clock Input Timing Diagram 39
Figure 27.	Boundary Scan (JTAG) Timing Diagram 40
Figure 28.	Test Access Port Timing Diagram 40
Figure 29.	TRST Timing Diagram 40
Figure 30.	Voltage Sequencing Case 1 43
Figure 31.	Voltage Sequencing Case 2 44
Figure 32.	Voltage Sequencing Case 3 45
Figure 33.	Voltage Sequencing Case 4
Figure 34.	Voltage Sequencing Case 5 47
Figure 35.	PLL Power Supply Filter Circuits
Figure 36.	SSTL Termination Techniques 54
Figure 37.	SSTL Power Value



ssignments

1.2 Signal List By Ball Location

 Table 1 lists the signals sorted by ball number and configuration.

|--|

	Signal Names							
Number		S	Hardware Controlled					
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate		
A1		GND						
A2			GI	ND				
A3			DC	QM1				
A4			DC	QS2				
A5			C	к				
A6			C	к				
A7		GPIC7		GPOC7	HC	015		
A8		GPIC4		GPOC4	HC	012		
A9		GPIC2		GPOC2	HC	010		
A10		rese	erved		Н	D7		
A11		rese	erved		Н	D6		
A12	reserved HD4							
A13	reserved HD1							
A14	reserved HD0					D0		
A15	GND							
A16	BM3 GPID8 GPOD8				rese	erved		
A17			Ν	IC				
A18			Ν	IC				
A19	NC							
A20	NC							
B1			V _D	DM				
B2			Ν	IC				
B3			C	<u>S0</u>				
B4			DG	M2				
B5			DG	283				
B6	DQ\$0							
B7			CI	KE				
B8			W	/E				
B9		GPIC6		GPOC6	H	014		
B10		GPIC3		GPOC3	HC	011		
B11		GPIC0		GPOC0	H	D8		
B12		rese	erved		H	D5		
B13		rese	erved		H	D2		



	Signal Names							
Number		s	Software Controlle	ed	Hardware	Controlled		
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate		
B14			Ν	IC				
B15	BM2	GF	PID7	GPOD7	rese	erved		
B16		·	Ν	IC				
B17			Ν	IC				
B18			Ν	IC				
B19			Ν	IC				
B20			Ν	IC				
C1			D	24				
C2			D	30				
C3			D	25				
C4			C	S1				
C5			DC	QM3				
C6	DQM0							
C7	DQS1							
C8	RAS							
C9	CAS							
C10	GPIC5 GPOC5 HD13					D13		
C11	GPIC1 GPOC1 HD9					D9		
C12	reserved HD3							
C13	NC							
C14	NC							
C15	NC							
C16	NC							
C17	NC							
C18	NC							
C19	NC							
C20		NC						
D1		V _{DDM}						
D2		D28						
D3			D	27				
D4			G	ND				
D5			V	DDM				
D6			V	DDM				
D7			V	DDM				
D8			V	DDM				
D9	V _{DDM}							

Table 1. MSC7116 Signals by Ball Designator (continued)



ssignments

	Signal Names							
Number		S	d	Hardware	Controlled			
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate		
H2			D	12				
НЗ			D	11				
H4			V _D	DM				
H5			V _D	DM				
H6			GI	ND				
H7			GI	ND				
H8			GI	ND				
H9			GI	ND				
H10			GI	ND				
H11			GI	ND				
H12			GI	ND				
H13			GI	ND				
H14			GI	ND				
H15		Vodio						
H16			V _D	DIO				
H17	V _{DDC}							
H18		NC						
H19	reserved HA2							
H20		reserved HA1						
J1		D10						
J2		V _{DDM}						
J3		D9						
J4		V _{DDM}						
J5		V _{DDM}						
J6		V _{DDM}						
J7		GND						
J8		GND						
J9			GI	ND				
J10			GI	ND				
J11			GI	ND				
J12			GI	ND				
J13			GI	ND				
J14			GI	ND				
J15			GI	ND				
J16			V _D	DIO				
J17			V _D	DC				

Table 1. MSC7116 Signals by Ball Designator (continued)



	Signal Names							
Number		s	Software Controlled			Controlled		
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate		
N10			G	ND				
N11			G	ND				
N12			G	ND				
N13			G	ND				
N14			G	ND				
N15			V	DDIO				
N16			V	DDC				
N17			V	DDC				
N18			CL	.KIN				
N19	GP	IA15	IRQ14	GPOA15	S	SCL		
N20			V _S	SPLL				
P1			[07				
P2			D	017				
P3			D	016				
P4			V	DDM				
P5	V _{DDM}							
P6			V	DDM				
P7		GND						
P8		GND						
P9			G	ND				
P10		GND						
P11	GND							
P12	GND							
P13	GND							
P14		GND						
P15	V _{DDIO}							
P16			V	DDIO				
P17		V _{DDC}						
P18			POR	ESET				
P19			TP	SEL				
P20			V _D	DPLL				
R1			G	ND				
R2			D	19				
R3			D	18				
R4			V	DDM				
R5	V _{DDM}							

Table 1. MSC7116 Signals by Ball Designator (continued)



ssignments

	Signal Names							
Number	Software Controlled				Hardware	Controlled		
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate		
R6			VD	DM				
R7			GI	ND				
R8			V _D	DM				
R9			GI	ND				
R10			V _D	DM				
R11			GI	ND				
R12			GI	ND				
R13			V _D	DIO				
R14			GI	ND				
R15			V _D	DIO				
R16			V _D	DIO				
R17			V _D	DC				
R18		TDO						
R19		reserved EE0/DBREQ						
R20		TESTO						
T1		V _{DDM}						
T2		D20						
Т3		D22						
T4	V _{DDM}							
T5		V _{DDM}						
Т6		V _{DDC}						
T7		V _{DDM}						
Т8		V _{DDM}						
Т9		V _{DDC}						
T10		 V _{DDM}						
T11		 Vорм						
T12			V _D	DIO				
T13			V _D	DIO				
T14		Volo						
T15			V _D	DIO				
T16			V _D	DC				
T17			V	DC				
T18		rese	erved		M	DIO		
T19			ТМ	IS				
T20			HRE	SET				
U1	İ.		GI	ND				

Table 1. MSC7116 Signals by Ball Designator (continued)

Characteristic	Symbol	Min	Typical	Мах	Unit	
Tri-state (high impedance off state) leakage current, $V_{IN} = V_{DDIO}$	I _{OZ}	-1.0	0.09	1	μA	
Signal low input current, $V_{IL} = 0.4 V$	ΙL	-1.0	0.09	1	μA	
Signal high input current, V _{IH} = 2.0 V	Ι _Η	-1.0	0.09	1	μA	
Output high voltage, $I_{OH} = -2$ mA, except open drain pins	V _{OH}	2.0	3.0	—	V	
Output low voltage, I _{OL} = 5 mA	V _{OL}	_	0	0.4	V	
Typical power at 266 MHz ⁵	Р	_	293.0		mW	
 Notes: 1. The value of V_{DDM} at the MSC7116 device must remain within 50 mV of V_{DDM} at the DRAM device at all times. V_{REF} must be equal to 50% of V_{DDM} and track V_{DDM} variations as measured at the receiver. Peak-to-peak noise must not exceed ±2% of the DC value. V_{TT} is not applied directly to the MSC7116 device. It is the level measured at the far end signal termination. It should be equal 						

Table 5. DC Electrical Characteristics (continued)

to V_{REF}. This rail should track variations in the DC level of V_{REF}. Output leakage for the memory interface is measured with all outputs disabled, $0 \text{ V} \le \text{V}_{\text{OUT}} \le \text{V}_{\text{DDM}}$. The core power values were measured.using a standard EFR pattern at typical conditions (25°C, 300 MHz, 1.2 V core).

4.

5.

Table 6 lists the DDR DRAM capacitance.

Table 6. DDR DRAM Capacitance

Parameter/Condition	Symbol	Max	Unit
Input/output capacitance: DQ, DQS	C _{IO}	30	pF
Delta input/output capacitance: DQ, DQS	C _{DIO}	30	pF
Note: These values were measured under the following conditions: • $V_{DDM} = 2.5 V \pm 0.125 V$ • f = 1 MHz • $T_A = 25^{\circ}C$ • $V_{OUT} = V_{DDM}/2$ • V_{OUT} (peak to peak) = 0.2 V			

2.5 AC Timings

This section presents timing diagrams and specifications for individual signals and parallel I/O outputs and inputs. All AC timings are based on a 30 pF load, except where noted otherwise, and a 50 Ω transmission line. For any additional pF, use the following equations to compute the delay:

- Standard interface: $2.45 + (0.054 \times C_{load})$ ns
- DDR interface: $1.6 + (0.002 \times C_{load})$ ns

2.5.1 Clock and Timing Signals

The following tables describe clock signal characteristics. **Table 6** shows the maximum frequency values for internal (core, reference, and peripherals) and external (CLKO) clocks. You must ensure that maximum frequency values are not exceeded (see **Section 2.5.2** for the allowable ranges when using the PLL).

Table 6. Maximum Frequencies

Characteristic	Maximum in MHz
Core clock frequency (CLOCK)	266
External output clock frequency (CLKO)	67
Memory clock frequency (CK, CK)	133
TDM clock frequency (TxRCK, TxTCK)	50

Table 7. Clock Frequencies in MHz

Characteristic	Symbol	Min	Max	
CLKIN frequency	F _{CLKIN}	10	100	
CLOCK frequency	F _{CORE}	—	266	
CK, CK frequency	F _{CK}	—	133	
TDMxRCK, TDMxTCK frequency	F _{TDMCK}	—	50	
CLKO frequency	F _{ско}	—	67	
AHB/IPBus/APB clock frequency	F _{BCK}	—	133	
Note: The rise and fall time of external clocks should be 5 ns maximum				

Table 8. System Clock Parameters

Characteristic	Min	Мах	Unit
CLKIN frequency	10	100	MHz
CLKIN slope	—	5	ns
CLKIN frequency jitter (peak-to-peak)	—	1000	ps
CLKO frequency jitter (peak-to-peak)	—	133	ps



2.5.3.2 Reset Configuration

The MSC7116 has two mechanisms for writing the reset configuration:

- From a host through the host interface (HDI16)
- From memory through the I²C interface

Five signal levels (see **Chapter 1** for signal description details) are sampled on **PORESET** deassertion to define the boot and operating conditions:

- BM[0–1]
- SWTE
- H8BIT
- HDSP

2.5.3.3 Reset Timing Tables

Table 16 and Figure 4 describe the reset timing for a reset configuration write.

Table 16. Timing for a Reset Configuration Write

No.	Characteristics	Expression	Unit
1	Required external PORESET duration minimum	16/F _{CLKIN}	clocks
2	Delay from PORESET deassertion to HRESET deassertion	521/F _{CLKIN}	clocks
Note:	Timings are not tested, but are guaranteed by design.		



Figure 4. Timing Diagram for a Reset Configuration Write



rical Characteristics

2.5.4 DDR DRAM Controller Timing

This section provides the AC electrical characteristics for the DDR DRAM interface.

2.5.4.1 DDR DRAM Input AC Timing Specifications

Table 17 provides the input AC timing specifications for the DDR DRAM interface.

Table 17. DDR DRAM Input AC Timing

No.	Parameter	Symbol	Min	Max	Unit
	AC input low voltage	V _{IL}	_	V _{REF} – 0.31	V
_	AC input high voltage	V _{IH}	V _{REF} + 0.31	V _{DDM} + 0.3	V
201	Maximum Dn input setup skew relative to DQSn input	—	—	900	ps
202	Maximum Dn input hold skew relative to DQSn input	—	—	900	ps
Notes:	 Maximum possible skew between a data strobe (DQSn) and any corresponding bit of data (D[8n + {07}] if 0 ≤ n ≤ 7). See Table 18 for t_{CK} value. Dn should be driven at the same time as DQSn. This is necessary because the DQSn centering on the DQn data tenure is done internally. 				



Figure 5. DDR DRAM Input Timing Diagram

2.5.4.2 DDR DRAM Output AC Timing Specifications

 Table 18 and Table 19 list the output AC timing specifications and measurement conditions for the DDR DRAM interface.

Table 18.	DDR DRAM	Output AC	Timing
-----------	----------	-----------	--------

No.	Parameter	Symbol	Min	Мах	Unit
200	CK cycle time, (CK/CK crossing) ¹ • 100 MHz (DDR200) • 150 MHz (DDR300)	^t ск	10 6.67		ns ns
204	An/RAS/CAS/WE/CKE output setup with respect to CK	^t DDKHAS	$0.5 imes t_{CK} - 1000$	—	ps
205	An/RAS/CAS/WE/CKE output hold with respect to CK	t _{DDKHAX}	$0.5 imes t_{CK} - 1000$	_	ps
206	CSn output setup with respect to CK	t _{DDKHCS}	$0.5 imes t_{CK} - 1000$	—	ps
207	CSn output hold with respect to CK	t _{DDKHCX}	$0.5 imes t_{CK} - 1000$	_	ps
208	CK to DQSn ²	t _{DDKHMH}	-600	600	ps



No.	Parameter	Symbol	Min	Мах	Unit
209	Dn/DQMn output setup with respect to DQSn ³	^t ddkhds, ^t ddklds	$0.25 imes t_{CK} - 750$	_	ps
210	Dn/DQMn output hold with respect to DQSn ³	t _{DDKHDX,} t _{DDKLDX}	$0.25 imes t_{CK} - 750$	_	ps
211	DQSn preamble start ⁴	t _{DDKHMP}	$-0.25 \times t_{CK}$	_	ps
212	DQSn epilogue end ⁵	t _{DDKHME}	-600	600	ps

Table 18. DDR DRAM Output AC Timing (continued)

Notes: 1. All CK/\overline{CK} referenced measurements are made from the crossing of the two signals ± 0.1 V.

2. t_{DDKHMH} can be modified through the TCFG2[WRDD] DQSS override bits. The DRAM requires that the first write data strobe arrives 75–125% of a DRAM cycle after the write command is issued. Any skew between DQSn and CK must be considered when trying to achieve this 75%–125% goal. The TCFG2[WRDD] bits can be used to shift DQSn by 1/4 DRAM cycle increments. The skew in this case refers to an internal skew existing at the signal connections. By default, the CK/CK crossing occurs in the middle of the control signal (An/RAS/CAS/WE/CKE) tenure. Setting TCFG2[ACSM] bit shifts the control signal assertion 1/2 DRAM cycle earlier than the default timing. This means that the signal is asserted no earlier than 600 ps before the CK/CK crossing and no later than 600 ps after the crossing time; the device uses 1200 ps of the skew budget (the interval from –600 to +600 ps). Timing is verified by referencing the falling edge of CK. See Chapter 10 of the MSC711x Reference Manual for details.

3. Determined by maximum possible skew between a data strobe (DQS) and any corresponding bit of data. The data strobe should be centered inside of the data eye.

4. Please note that this spec is in reference to the DQSn first rising edge. It could also be referenced from CK(r), but due to programmable delay of the write strobes (TCFG2[WRDD]), there pre-amble may be extended for a full DRAM cycle. For this reason, we reference from DQSn.

5. All outputs are referenced to the rising edge of CK. Note that this is essentially the CK/DQSn skew in spec 208. In addition there is no real "maximum" time for the epilogue end. JEDEC does not require this is as a device limitation, but simply for the chip to guarantee fast enough write-to-read turn-around times. This is already guaranteed by the memory controller operation.

Figure 6 shows the DDR DRAM output timing diagram.



Figure 6. DDR DRAM Output Timing Diagram



rical Characteristics

2.5.6.2 Transmit Signal Timing

No.	Characteristics	Min	Max	Unit
800	Transmit clock period: • MII: TXCLK • RMII: REFCLK	40 20		ns ns
801	Transmit clock pulse width high—as a percent of clock period • MII: RXCLK • RMII: REFCLK	35 14 7	65 — —	% ns ns
802	Transmit clock pulse width low—as a percent of clock period: • MII: RXCLK • RMII: REFCLK	35 14 7	65 — —	% ns ns
805	Transmit clock to TXDn, TX_EN, TX_ER invalid	4	—	ns
806	Transmit clock to TXDn, TX_EN, TX_ER valid	—	14	ns





Figure 11. Ethernet Receive Signal Timing

2.5.6.3 Asynchronous Input Signal Timing

Table 23. Asynchronous Input Signal Timing

No.	Characteristics	Min	Max	Unit
807	 MII: CRS and COL minimum pulse width (1.5 × TXCLK period) RMII: CRS_DV minimum pulse width (1.5 x REFCLK period) 	60 30		ns ns



Figure 12. Asynchronous Input Signal Timing



2.5.13 JTAG Signals

No	Characteristics	All freq	uencies	l lmit
NO.	Characteristics	Min	Max	Onit
700	TCK frequency of operation $(1/(T_C \times 3))$ Note: $T_C = 1/CLOCK$ which is the period of the core clock. The TCK frequency must less than 1/3 of the core frequency with an absolute maximum limit of 40 MHz.	0.0	40.0	MHz
701	TCK cycle time	25.0	_	ns
702	TCK clock pulse width measured at $V_{M=}$ 1.6 V	11.0	_	ns
703	TCK rise and fall times	0.0	3.0	ns
704	Boundary scan input data set-up time	5.0	_	ns
705	Boundary scan input data hold time	14.0	_	ns
706	TCK low to output data valid	0.0	20.0	ns
707	TCK low to output high impedance	0.0	20.0	ns
708	TMS, TDI data set-up time	5.0	_	ns
709	TMS, TDI data hold time	14.0	_	ns
710	TCK low to TDO data valid	0.0	24.0	ns
711	TCK low to TDO high impedance	0.0	10.0	ns
712	TRST assert time	100.0	_	ns
Note:	All timings apply to OCE module data transfers as the OCE module uses the JTAG port as an interface.			

Table 31. JTAG Timing



Figure 26. Test Clock Input Timing Diagram

NP

ware Design Considerations

3.2 **Power Supply Design Considerations**

This section outlines the MSC7116 power considerations: power supply, power sequencing, power planes, decoupling, power supply filtering, and power consumption. It also presents a recommended power supply design and options for low-power consumption. For information on AC/DC electrical specifications and thermal characteristics, refer to **Section 2**.

3.2.1 Power Supply

The MSC7116 requires four input voltages, as shown in Table 32.

Voltage	Symbol	Value
Core	V _{DDC}	1.2 V
Memory	V _{DDM}	2.5 V
Reference	V _{REF}	1.25 V
I/O	V _{DDIO}	3.3 V

Table 32. MSC7116 Voltages

You should supply the MSC7116 core voltage via a variable switching supply or regulator to allow for compatibility with possible core voltage changes on future silicon revisions. The core voltage is supplied with 1.2 V (+5% and -10%) across V_{DDC} and GND and the I/O section is supplied with 3.3 V (\pm 10%) across V_{DDIO} and GND. The memory and reference voltages supply the DDR memory controller block. The memory voltage is supplied with 2.5 V across V_{DDM} and GND. The reference voltage is supplied across V_{REF} and GND and must be between 0.49 × V_{DDM} and 0.51 × V_{DDM}. Refer to the JEDEC standard JESD8 (*Stub Series Terminated Logic for 2.5 Volts* (STTL_2)) for memory voltage supply requirements.

3.2.2 Power Sequencing

One consequence of multiple power supplies is that the voltage rails ramp up at different rates when power is initially applied. The rates depend on the power supply, the type of load on each power supply, and the way different voltages are derived. It is extremely important to observe the power up and power down sequences at the board level to avoid latch-up, forward biasing of ESD devices, and excessive currents, which all lead to severe device damage.

Note: There are five possible power-up/power-down sequence cases. The first four cases listed in the following sections are recommended for new designs. The fifth case is not recommended for new designs and must be carefully evaluated for current spike risks based on actual information for the specific application.



ware Design Considerations

3.2.2.4 Case 4

The power-up sequence is as follows:

- 1. Turn on the V_{DDIO} (3.3 V) supply first.
- 2. Turn on the V_{DDC} (1.2 V), V_{DDM} (2.5 V), and V_{REF} (1.25 V) supplies simultaneously (second).

Note: Make sure that the time interval between the ramp-up of V_{DDIO} and V_{DDC} is less than 10 ms.

The power-down sequence is as follows:

- 1. Turn off the V_{DDC} (1.2 V), V_{REF} (1.25 V), and V_{DDM} (2.5 V) supplies simultaneously (first).
- 2. Turn of the V_{DDIO} (3.3 V) supply last.

Use the following guidelines:

- Make sure that the time interval between the ramp-up or ramp-down time for V_{DDC} and V_{DDM} is less than 10 ms for power-up and power-down.
- Refer to Figure 33 for relative timing for Case 4.



Figure 33. Voltage Sequencing Case 4

ware Design Considerations

3.2.3 Power Planes

Each power supply pin (V_{DDC} , V_{DDM} , and V_{DDIO}) should have a low-impedance path to the board power supply. Each GND pin should be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on the device. The MSC7116 V_{DDC} power supply pins should be bypassed to ground using decoupling capacitors. The capacitor leads and associated printed circuit traces connecting to device power pins and GND should be kept to less than half an inch per capacitor lead. A minimum four-layer board that employs two inner layers as power and GND planes is recommended. See Section 3.5 for DDR Controller power guidelines.

3.2.4 Decoupling

Both the I/O voltage and core voltage should be decoupled for switching noise. For I/O decoupling, use standard capacitor values of 0.01 μ F for every two to three voltage pins. For core voltage decoupling, use two levels of decoupling. The first level should consist of a 0.01 μ F high frequency capacitor with low effective series resistance (ESR) and effective series inductance (ESL) for every two to three voltage pins. The second decoupling level should consist of two bulk/tantalum decoupling capacitors, one 10 μ F and one 47 μ F, (with low ESR and ESL) mounted as closely as possible to the MSC7116 voltage pins. Additionally, the maximum drop between the power supply and the DSP device should be 15 mV at 1 A.

3.2.5 PLL Power Supply Filtering

The MSC7116 V_{DDPLL} power signal provides power to the clock generation PLL. To ensure stability of the internal clock, the power supplied to this pin should be filtered with capacitors that have low and high frequency filtering characteristics. V_{DDPLL} can be connected to V_{DDC} through a 2 Ω resistor. V_{SSPLL} can be tied directly to the GND plane. A circuit similar to the one shown in **Figure 35** is recommended. The PLL loop filter should be placed as closely as possible to the V_{DDPLL} pin (which are located on the outside edge of the silicon package) to minimize noise coupled from nearby circuits. The 0.01 µF capacitor should be closest to V_{DDPLL} , followed by the 0.1 µF capacitor, the 10 µF capacitor, and finally the 2- Ω resistor to V_{DDC} . These traces should be kept short.



Figure 35. PLL Power Supply Filter Circuits

3.2.6 Power Consumption

You can reduce power consumption in your design by controlling the power consumption of the following regions of the device:

- Extended core. Use the SC1400 Stop and Wait modes by issuing a stop or wait instruction.
- *Clock synthesis module.* Disable the PLL, timer, watchdog, or DDR clocks or disable the CLKO pin.
- AHB subsystem. Freeze or shut down the AHB subsystem using the GPSCTL[XBR_HRQ] bit.
- *Peripheral subsystem.* Halt the individual on-device peripherals such as the DDR memory controller, Ethernet MAC, HDI16, TDM, UART, I²C, and timer modules.

For details, see the "Clocks and Power Management" chapter of the MSC711x Reference Manual.



3.2.7 Power Supply Design

One of the most common ways to derive power is to use either a simple fixed or adjustable linear regulator. For the system I/O voltage supply, a simple fixed 3.3 V supply can be used. However, a separate adjustable linear regulator supply for the core voltage V_{DDC} should be implemented. For the memory power supply, regulators are available that take care of all DDR power requirements.

Supply	Symbol	Nominal Voltage	Current Rating
Core	V _{DDC}	1.2 V	1.5 A per device
Memory	V _{DDM}	2.5 V	0.5 A per device
Reference	V _{REF}	1.25 V	10 µA per device
I/O	V _{DDIO}	3.3 V	1.0 A per device

Table 33	. Recommended	Power	Supply	Ratings
----------	---------------	-------	--------	---------

3.3 Estimated Power Usage Calculations

The following equations permit estimated power usage to be calculated for individual design conditions. Overall power is derived by totaling the power used by each of the major subsystems:

$$P_{TOTAL} = P_{CORE} + P_{PERIPHERALS} + P_{DDRIO} + P_{IO} + P_{LEAKAGE}$$
 Eqn. 3

This equation combines dynamic and static power. Dynamic power is determined using the generic equation:

$$C \times V^2 \times F \times 10^{-3} mW$$
 Eqn. 4

where,

C = load capacitance in pF

V = peak-to-peak voltage swing in V

F = frequency in MHz

3.3.1 Core Power

Estimation of core power is straightforward. It uses the generic dynamic power equation and assumes that the core load capacitance is 750 pF, core voltage swing is 1.2 V, and the core frequency is 266 MHz. This yields:

$$P_{CORE} = 750 \ pF \times (1.2 \ V)^2 \times 266 \ MHz \times 10^{-3} = 287 \ mW$$
 Eqn. 5

This equation allows for adjustments to voltage and frequency if necessary.



When booting from a power-on reset, the HDI16 is additionally configurable as follows:

- 8- or 16-bit mode as specified by the H8BIT pin.
- Data strobe as specified by the HDSP and HDDS pins.

These pins are sampled only on the deassertion of power-on reset. During a boot from a hard reset, the configuration of these pins is unaffected.

Note: When the HDI16 is used for booting or other purposes, bit 0 is the least significant bit and not the most significant bit as for other DSP products.

3.4.3.2 I²C Boot

When the MSC7116 device is configured to boot from the I^2C port, the boot program configures the GPIO pins for I^2C operation. Then the MSC7116 device initiates accesses to the I^2C module, downloading data to the MSC7116 device. The I^2C interface is configured as follows:

- PLL is disabled and bypassed so that the I^2C module is clocked with the IPBus clock.
- I²C interface operates in master mode and polling is used.
- EPROM operates in slave mode.
- Clock divider is set to 128.
- Address of slave during boot is 0xA0.

The IPBus clock is internally divided to generate the bit clock, as follows:

- CLKIN must be a maximum of 100 MHz
- PLL is bypassed.
- IPBus clock = CLKIN/2 is a maximum of 50 MHz.
- I²C bit clock must be less than or equal to:
 - IPBus clock/I²C clock divider
 - 50 MHz (max)/128
 - 390.6 KHz

This satisfies the maximum clock rate requirement of 400 kbps for the I^2C interface. For details on the boot procedure, see the "Boot Program" chapter of the *MSC711x Reference Manual*.

3.4.3.3 SPI Boot

When the MSC7116 device is configured to boot from the SPI port, the boot program configures the GPIO pins for SPI operation. Then the MSC7116 device initiates accesses to the SPI module, downloading data to the MSC7116 device. When the SPI routines run in the boot ROM, the MSC7116 is always configured as the SPI master. Booting through the SPI is supported for serial EEPROM devices and serial Flash devices. When a READ_ID instruction is issued to the serial memory device and the device returns a value of 0x00 or 0xFF, the routines for accessing a serial EEPROM are used, at a maximum frequency of 4 Mbps. Otherwise, the routines for accessing a serial Flash are used, and they can run at faster speeds. Booting is performed through one of two sets of pins:

- Main set: BM[2-3], HA3, and HCS2, which allow use of the PLL.
- Alternate set: UTXD, URXD, SDA, and SCL, which cannot be used with the PLL.

In either configuration, an error during SPI boot is flagged on the EVNT3 pin. For details on the boot procedure, see the "Boot Program" chapter of the *MSC711x Reference Manual*.

ware Design Considerations

3.5 DDR Memory System Guidelines

MSC7116 devices contain a memory controller that provides a glueless interface to external double data rate (DDR) SDRAM memory modules with Class 2 Series Stub Termination Logic 2.5 V (SSTL_2). There are two termination techniques, as shown in Figure 36. Technique B is the most popular termination technique.



Figure 36. SSTL Termination Techniques

Figure 37 illustrates the power wattage for the resistors. Typical values for the resistors are as follows:

- $RS = 22 \Omega$
- $RT = 24 \Omega$





Figure 37. SSTL Power Value

3.5.1 V_{REF} and V_{TT} Design Constraints

 V_{TT} and V_{REF} are isolated power supplies at the same voltage, with V_{TT} as a high current power source. This section outlines the voltage supply design needs and goals:

- Minimize the noise on both rails.
- V_{TT} must track variation in the V_{REF} DC offsets. Although they are isolated supplies, one possible solution is to use a single IC to generate both signals.
- Both references should have minimal drift over temperature and source supply.
- It is important to minimize the noise from coupling onto V_{REF} as follows:
 - Isolate V_{REF} and shield it with a ground trace.
 - Use 15–20 mm track.
 - Use 20–30 mm clearance between other traces for isolating.
 - Use the outer layer route when possible.
 - Use distributed decoupling to localize transient currents and return path and decouple with an inductance less than 3 nH.
- Max source/sink transient currents of up to 1.8 A for a 32-bit data bus.
- Use a wide island trace on the outer layer:
 - Place the island at the end of the bus.
 - Decouple both ends of the bus.
 - Use distributed decoupling across the island.
 - Place SSTL termination resistors inside the V_{TT} island and ensure a good, solid connection.
- Place the V_{TT} regulator as closely as possible to the termination island.
 - Reduce inductance and return path.
 - Tie current sense pin at the midpoint of the island.

3.5.2 Decoupling

The DDR decoupling considerations are as follows:

- DDR memory requires significantly more burst current than previous SDRAMs.
- In the worst case, up to 64 drivers may be switching states.
- Pay special attention and decouple discrete ICs per manufacturer guidelines.
- Leverage V_{TT} island topology to minimize the number of capacitors required to supply the burst current needs of the termination rail.
- See the Micron DesignLine publication entitled *Decoupling Capacitor Calculation for a DDR Memory Channel* (http://download.micron.com/pdf/pubs/designline/3Q00dll-4.pdf).