E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, FlexRay, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	68
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	36K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 30x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5603pef1mll6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.5.2 Crossbar switch (XBAR)

The XBAR multi-port crossbar switch supports simultaneous connections between four master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 32-bit data bus width.

The crossbar allows for two concurrent transactions to occur from any master port to any slave port; but one of those transfers must be an instruction fetch from internal flash memory. If a slave port is simultaneously requested by more than one master port, arbitration logic will select the higher priority master and grant it ownership of the slave port. All other masters requesting that slave port will be stalled until the higher priority master completes its transactions. Requesting masters will be treated with equal priority and will be granted access to a slave port in round-robin fashion, based upon the ID of the last master to be granted access.

The crossbar provides the following features:

- 4 master ports:
 - e200z0 core complex Instruction port
 - e200z0 core complex Load/Store Data port
 - eDMA
 - FlexRay
- 3 slave ports:
 - Flash memory (code flash and data flash)
 - SRAM
 - Peripheral bridge
- 32-bit internal address, 32-bit internal data paths
- Fixed Priority Arbitration based on Port Master
- Temporary dynamic priority elevation of masters

1.5.3 Enhanced direct memory access (eDMA)

The enhanced direct memory access (eDMA) controller is a second-generation module capable of performing complex data movements via 16 programmable channels, with minimal intervention from the host processor. The hardware micro architecture includes a DMA engine which performs source and destination address calculations, and the actual data movement operations, along with an SRAM-based memory containing the transfer control descriptors (TCD) for the channels. This implementation is utilized to minimize the overall block size.

The eDMA module provides the following features:

- 16 channels support independent 8, 16 or 32-bit single value or block transfers
- Supports variable sized queues and circular queues
- · Source and destination address registers are independently configured to either post-increment or to remain constant
- Each transfer is initiated by a peripheral, CPU, or eDMA channel request
- Each eDMA channel can optionally send an interrupt request to the CPU on completion of a single value or block transfer
- DMA transfers possible between system memories, DSPIs, ADC, FlexPWM, eTimer and CTU
- Programmable DMA channel multiplexer for assignment of any DMA source to any available DMA channel with as many as 30 request sources
- eDMA abort operation through software

1.5.4 Flash memory

The MPC5604P provides as much as 576 KB of programmable, non-volatile, flash memory. The non-volatile memory (NVM) can be used for instruction and/or data storage. The flash memory module interfaces the system bus to a dedicated flash memory

array controller. It supports a 32-bit data bus width at the system bus port, and a 128-bit read data interface to flash memory. The module contains four 128-bit wide prefetch buffers. Prefetch buffer hits allow no-wait responses. Normal flash memory array accesses are registered and are forwarded to the system bus on the following cycle, incurring two wait-states.

The flash memory module provides the following features:

- As much as 576 KB flash memory
 - 8 blocks (32 KB + 2×16 KB + 32 KB + 32 KB + 3×128 KB) code flash
 - 4 blocks (16 KB + 16 KB + 16 KB + 16 KB) data flash
 - Full Read While Write (RWW) capability between code and data flash
- Four 128-bit wide prefetch buffers to provide single cycle in-line accesses (prefetch buffers can be configured to prefetch code or data or both)
- Typical flash memory access time: 0 wait states for buffer hits, 2 wait states for page buffer miss at 64 MHz
- Hardware managed flash memory writes handled by 32-bit RISC Krypton engine
- · Hardware and software configurable read and write access protections on a per-master basis
- Configurable access timing allowing use in a wide range of system frequencies
- Multiple-mapping support and mapping-based block access timing (up to 31 additional cycles) allowing use for emulation of other memory types.
- Software programmable block program/erase restriction control
- Erase of selected block(s)
- Read page sizes
 - Code flash memory: 128 bits (4 words)
 - Data flash memory: 32 bits (1 word)
- ECC with single-bit correction, double-bit detection for data integrity
 - Code flash memory: 64-bit ECC
 - Data flash memory: 64-bit ECC
- Embedded hardware program and erase algorithm
- Erase suspend, program suspend and erase-suspended program
- Censorship protection scheme to prevent flash memory content visibility
- Hardware support for EEPROM emulation

1.5.5 Static random access memory (SRAM)

The MPC5604P SRAM module provides up to 40 KB of general-purpose memory.

ECC handling is done on a 32-bit boundary and is completely software compatible with MPC55xx family devices with an e200z6 core and 64-bit wide ECC.

The SRAM module provides the following features:

- · Supports read/write accesses mapped to the SRAM from any master
- Up to 40 KB general purpose SRAM
- Supports byte (8-bit), half word (16-bit), and word (32-bit) writes for optimal use of memory
- Typical SRAM access time: 0 wait-state for reads and 32-bit writes; 1 wait state for 8- and 16-bit writes if back to back with a read to same memory block

1.5.6 Interrupt controller (INTC)

The interrupt controller (INTC) provides priority-based preemptive scheduling of interrupt requests, suitable for statically scheduled hard real-time systems. The INTC handles 147 selectable-priority interrupt sources.

- Maximum output frequency: 64 MHz
- Voltage controlled oscillator (VCO)—frequency 256–512 MHz
- Reduced frequency divider (RFD) for reduced frequency operation without forcing the PLL to relock
- Frequency-modulated PLL
 - Modulation enabled/disabled through software
 - Triangle wave modulation
- Programmable modulation depth (±0.25% to ±4% deviation from center frequency): programmable modulation frequency dependent on reference frequency
- Self-clocked mode (SCM) operation

1.5.10 Main oscillator

The main oscillator provides these features:

- Input frequency range: 4–40 MHz
- Crystal input mode or oscillator input mode
- PLL reference

1.5.11 Internal RC oscillator

This device has an RC ladder phase-shift oscillator. The architecture uses constant current charging of a capacitor. The voltage at the capacitor is compared by the stable bandgap reference voltage.

The RC oscillator provides these features:

- Nominal frequency 16 MHz
- $\pm 5\%$ variation over voltage and temperature after process trim
- Clock output of the RC oscillator serves as system clock source in case loss of lock or loss of clock is detected by the PLL
- RC oscillator is used as the default system clock during startup

1.5.12 Periodic interrupt timer (PIT)

The PIT module implements these features:

- 4 general purpose interrupt timers
- 32-bit counter resolution
- Clocked by system clock frequency
- Each channel can be used as trigger for a DMA request

1.5.13 System timer module (STM)

The STM module implements these features:

- One 32-bit up counter with 8-bit prescaler
- Four 32-bit compare channels
- Independent interrupt source for each channel
- Counter can be stopped in debug mode

1.5.14 Software watchdog timer (SWT)

The SWT has the following features:

- 32-bit time-out register to set the time-out period
- Programmable selection of system or oscillator clock for timer operation
- Programmable selection of window mode or regular servicing
- Programmable selection of reset or interrupt on an initial time-out
- Master access protection
- Hard and soft configuration lock bits
- Reset configuration inputs allow timer to be enabled out of reset

1.5.15 Fault collection unit (FCU)

The FCU provides an independent fault reporting mechanism even if the CPU is malfunctioning.

The FCU module has the following features:

- FCU status register reporting the device status
- Continuous monitoring of critical fault signals
- User selection of critical signals from different fault sources inside the device
- Critical fault events trigger 2 external pins (user selected signal protocol) that can be used externally to reset the device and/or other circuitry (for example, safety relay or FlexRay transceiver)
- Faults are latched into a register

1.5.16 System integration unit – Lite (SIUL)

The MPC5604P SIUL controls MCU pad configuration, external interrupt, general purpose I/O (GPIO), and internal peripheral multiplexing.

The pad configuration block controls the static electrical characteristics of I/O pins. The GPIO block provides uniform and discrete input/output control of the I/O pins of the MCU.

The SIU provides the following features:

- Centralized general purpose input output (GPIO) control of as many as 80 input/output pins and 26 analog input-only pads (package dependent)
- All GPIO pins can be independently configured to support pull-up, pull down, or no pull
- Reading and writing to GPIO supported both as individual pins and 16-bit wide ports
- All peripheral pins (except ADC channels) can be alternatively configured as both general purpose input or output pins
- ADC channels support alternative configuration as general purpose inputs
- Direct readback of the pin value is supported on all pins through the SIUL
- Configurable digital input filter that can be applied to some general purpose input pins for noise elimination: as many as 4 internal functions can be multiplexed onto 1 pin

1.5.17 Boot and censorship

Different booting modes are available in the MPC5604P: booting from internal flash memory and booting via a serial link.

The default booting scheme uses the internal flash memory (an internal pull-down is used to select this mode). Optionally, the user can boot via FlexCAN or LINFlex (using the boot assist module software).

A censorship scheme is provided to protect the content of the flash memory and offer increased security for the entire device.

A password mechanism is designed to grant the legitimate user access to the non-volatile memory.

1.5.23 Serial communication interface module (LINFlex)

The LINFlex (local interconnect network flexible) on the MPC5604P features the following:

- Supports LIN Master mode, LIN Slave mode and UART mode
- LIN state machine compliant to LIN1.3, 2.0, and 2.1 specifications
- Handles LIN frame transmission and reception without CPU intervention
- LIN features
 - Autonomous LIN frame handling
 - Message buffer to store Identifier and as much as 8 data bytes
 - Supports message length as long as 64 bytes
 - Detection and flagging of LIN errors (sync field, delimiter, ID parity, bit framing, checksum, and time-out)
 - Classic or extended checksum calculation
 - Configurable Break duration as long as 36-bit times
 - Programmable baud rate prescalers (13-bit mantissa, 4-bit fractional)
 - Diagnostic features: Loop back; Self Test; LIN bus stuck dominant detection
 - Interrupt-driven operation with 16 interrupt sources
- LIN slave mode features
 - Autonomous LIN header handling
 - Autonomous LIN response handling
- UART mode
 - Full-duplex operation
 - Standard non return-to-zero (NRZ) mark/space format
 - Data buffers with 4-byte receive, 4-byte transmit
 - Configurable word length (8-bit or 9-bit words)
 - Error detection and flagging
 - Parity, Noise and Framing errors
 - Interrupt-driven operation with four interrupt sources
 - Separate transmitter and receiver CPU interrupt sources
 - 16-bit programmable baud-rate modulus counter and 16-bit fractional
 - 2 receiver wake-up methods

1.5.24 Deserial serial peripheral interface (DSPI)

The deserial serial peripheral interface (DSPI) module provides a synchronous serial interface for communication between the MPC5604P MCU and external devices.

The DSPI modules provide these features:

- Full duplex, synchronous transfers
- Master or slave operation
- Programmable master bit rates
- Programmable clock polarity and phase
- End-of-transmission interrupt flag
- Programmable transfer baud rate
- Programmable data frames from 4 to 16 bits
- Up to 20 chip select lines available
 - 8 on DSPI_0
 - 4 each on DSPI_1, DSPI_2 and DSPI_3

- Watchpoint triggering, watchpoint triggers program tracing
- Auxiliary Output Port
 - 4 MDO (Message Data Out) pins
 - MCKO (Message Clock Out) pin
 - 2 MSEO (Message Start/End Out) pins
 - EVTO (Event Out) pin
- Auxiliary Input Port
 - EVTI (Event In) pin

1.5.30 Cyclic redundancy check (CRC)

The CRC computing unit is dedicated to the computation of CRC off-loading the CPU. The CRC module features:

- Support for CRC-16-CCITT (*x*25 protocol):
 - $x^{16} + x^{12} + x^5 + 1$
- Support for CRC-32 (Ethernet protocol): $- x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$
- Zero wait states for each write/read operations to the CRC_CFG and CRC_INP registers at the maximum frequency

1.5.31 IEEE 1149.1 JTAG controller

The JTAG controller (JTAGC) block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. All data input to and output from the JTAGC block is communicated in serial format. The JTAGC block is compliant with the IEEE standard.

The JTAG controller provides the following features:

- IEEE Test Access Port (TAP) interface with 4 pins (TDI, TMS, TCK, TDO)
- Selectable modes of operation include JTAGC/debug or normal system operation.
- A 5-bit instruction register that supports the following IEEE 1149.1-2001 defined instructions:
 BYPASS, IDCODE, EXTEST, SAMPLE, SAMPLE/PRELOAD
- A 5-bit instruction register that supports the additional following public instructions:
 - ACCESS_AUX_TAP_NPC, ACCESS_AUX_TAP_ONCE
- 3 test data registers: a bypass register, a boundary scan register, and a device identification register.
- A TAP controller state machine that controls the operation of the data registers, instruction register and associated circuitry.

1.5.32 On-chip voltage regulator (VREG)

The on-chip voltage regulator module provides the following features:

- Uses external NPN (negative-positive-negative) transistor
- Regulates external 3.3 V /5.0 V down to 1.2 V for the core logic
- Low voltage detection on the internal 1.2 V and I/O voltage 3.3 V

	Pad					Pad s	peed ⁵	Pin	No.
pin	configuration register (PCR)	function ^{1,2}	Functions	Peripheral ³	direction ⁴	SRC = 0	SRC = 1	100-pin	144-pin
D[4]	PCR[52]	ALT0 ALT1 ALT2 ALT3	GPIO[52] CB_TR_EN ETC[5] B[3]	SIUL FlexRay_0 eTimer_1 FlexPWM_0	I/O O I/O O	Slow	Symmetric	90	129
D[5]	PCR[53]	ALT0 ALT1 ALT2 ALT3	GPIO[53] CS3 F[0] SOUT	SIUL DSPI_0 FCU_0 DSPI_3	I/O O O O	Slow	Medium	22	33
D[6]	PCR[54]	ALT0 ALT1 ALT2 ALT3	GPIO[54] CS2 SCK —	SIUL DSPI_0 DSPI_3 	I/O O I/O —	Slow	Medium	23	34
D[7]	PCR[55]	ALT0 ALT1 ALT2 ALT3 —	GPIO[55] CS3 F[1] CS4 SIN	SIUL DSPI_1 FCU_0 DSPI_0 DSPI_3	I/O O O I	Slow	Medium	26	37
D[8]	PCR[56]	ALTO ALT1 ALT2 ALT3 —	GPIO[56] CS2 — CS5 FAULT[3]	SIUL DSPI_1 DSPI_0 FlexPWM_0	I/O O — O I	Slow	Medium	21	32
D[9]	PCR[57]	ALT0 ALT1 ALT2 ALT3	GPIO[57] X[0] TXD —	SIUL FlexPWM_0 LIN_1 —	I/O I/O O —	Slow	Medium	15	26
D[10]	PCR[58]	ALT0 ALT1 ALT2 ALT3	GPIO[58] A[0] CS0 —	SIUL FlexPWM_0 DSPI_3 —	I/O O I/O —	Slow	Medium	53	76
D[11]	PCR[59]	ALT0 ALT1 ALT2 ALT3	GPIO[59] B[0] CS1 SCK	SIUL FlexPWM_0 DSPI_3 DSPI_3	I/O O O I/O	Slow	Medium	54	78
D[12]	PCR[60]	ALT0 ALT1 ALT2 ALT3 —	GPIO[60] X[1] — RXD	SIUL FlexPWM_0 LIN_1	I/O I/O — I	Slow	Medium	70	99
D[13]	PCR[61]	ALTO ALT1 ALT2 ALT3	GPIO[61] A[1] CS2 SOUT	SIUL FlexPWM_0 DSPI_3 DSPI_3	I/O O O O	Slow	Medium	67	95

 Table 5. Pin muxing (continued)

	Pad	Alternate				Pad s	peed ⁵	Pin	No.
pin	configuration register (PCR)	Alternate function ^{1,2}	Functions	Peripheral ³	l/O direction ⁴	SRC = 0	SRC = 1	100-pin	144-pin
E[15]	PCR[79]	ALT0 ALT1 ALT2 ALT3 —	GPIO[79] — — SIN EIRQ[27]	SIUL — — DSPI_3 SIUL	I/O — — — — —	Slow	Medium	_	121
				Port F (16-bit)				I	
F[0]	PCR[80]	ALT0 ALT1 ALT2 ALT3 —	GPIO[80] DBG0 CS3 — EIRQ[28]	SIUL FlexRay_0 DSPI_3 — SIUL	I/O O — I	Slow	Medium	-	133
F[1]	PCR[81]	ALT0 ALT1 ALT2 ALT3 —	GPIO[81] DBG1 CS2 — EIRQ[29]	SIUL FlexRay_0 DSPI_3 — SIUL	I/O O — I	Slow	Medium		135
F[2]	PCR[82]	ALT0 ALT1 ALT2 ALT3	GPIO[82] DBG2 CS1 —	SIUL FlexRay_0 DSPI_3 —	I/O O O —	Slow	Medium		137
F[3]	PCR[83]	ALT0 ALT1 ALT2 ALT3	GPIO[83] DBG3 CS0 —	SIUL FlexRay_0 DSPI_3 —	I/O O I/O —	Slow	Medium		139
F[4]	PCR[84]	ALT0 ALT1 ALT2 ALT3	GPIO[84] MDO[3] —	SIUL NEXUS_0 —	I/O O —	Slow	Fast		4
F[5]	PCR[85]	ALT0 ALT1 ALT2 ALT3	GPIO[85] MDO[2] —	SIUL NEXUS_0 —	I/O O — —	Slow	Fast		5
F[6]	PCR[86]	ALT0 ALT1 ALT2 ALT3	GPIO[86] MDO[1] —	SIUL NEXUS_0 —	I/O O —	Slow	Fast	—	8
F[7]	PCR[87]	ALT0 ALT1 ALT2 ALT3	GPIO[87] MCKO — —	SIUL NEXUS_0 — —	I/O O —	Slow	Fast		19
F[8]	PCR[88]	ALT0 ALT1 ALT2 ALT3	GPIO[88] MSEO1 —	SIUL NEXUS_0 —	I/O O —	Slow	Fast		20

 Table 5. Pin muxing (continued)



Figure 4. Power supplies constraints (–0.3 V \leq V_{DD_HV_IOx} \leq 6.0 V)

The MPC5604P supply architecture allows of having ADC supply managed independently from standard V_{DD_HV} supply. Figure 5 shows the constraints of the ADC power supply.



Figure 5. Independent ADC supply (–0.3 V \leq V_{DD_HV_REG} \leq 6.0 V)

Semiconductor Equipment and Materials International 3081 Zanker Road San Jose, CA 95134 U.S.A. (408) 943-6900

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the WEB at http://www.jedec.org.

- 1. C.E. Triplett and B. Joiner, *An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module*, Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
- 2. G. Kromann, S. Shidore, and S. Addison, *Thermal Modeling of a PBGA for Air-Cooled Applications*, Electronic Packaging and Production, pp. 53–58, March 1998.
- 3. B. Joiner and V. Adams, *Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling*, Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.

3.6 Electromagnetic interference (EMI) characteristics

Symbol	Parameter	Conditions	Clocks	Frequency	Level (Max)	Unit
V_{EME}	Radiated emissions Device configuration, test	f _{OSC} 8 MHz	150 kHz–150 MHz	16	dBµV	
	standard IEC61967-2		T _{CPU} 64 MHZ No PLL frequency	150–1000 MHz	15	
	Supply voltage = 5 V DC Ambient temperature = 25 °C	Supply voltage $= 5 V DC$	modulation	IEC Level	М	_
		Ambient temperature = 25 °C Worst-case orientation	f _{OSC} 8 MHz	150 kHz–150 MHz	15	dBµV
			1% PLL frequency	150–1000 MHz	14	
			modulation	IEC Level	М	_

Table 12. EMI testing specifications

3.7 Electrostatic discharge (ESD) characteristics

Table 13. ESD ratings^{1,2}

Symbol		Parameter	Conditions	Value	Unit
V _{ESD(HBM)}	SR	Electrostatic discharge (Human Body Model)	—	2000	V
V _{ESD(CDM)}	SR	Electrostatic discharge (Charged Device Model)	—	750 (corners)	V
				500 (other)	

¹ All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

² A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Part	Manufacturer	Approved derivatives ¹
BCP68	ON Semi	BCP68
	NXP	BCP68-25
	Infineon	BCP68-25
BCX68	Infineon	BCX68-10;BCX68-16;BCX68-25
BC868	NXP	BC868
BC817	Infineon	BC817-16;BC817-25;BC817SU;
	NXP	BC817-16;BC817-25
BCP56	ST	BCP56-16
	Infineon	BCP56-10;BCP56-16
	ON Semi	BCP56-10
	NXP	BCP56-10;BCP56-16

Table 14. Approved NPN ballast components (configuration with resistor on base)

¹ For automotive applications please check with the appropriate transistor vendor for automotive grade certification

Table 15. Voltage regulator electrical characteristics	(configuration with resistor on base)
--	---------------------------------------

Symbol		C	Parameter	arameter Conditions		Value		Unit
		Ŭ	i didifictor	Conditione	Min	Тур	Max	0.110
V _{DD_LV_REGCOR}	CC	Ρ	Output voltage under maximum load run supply current configuration	Post-trimming	1.15	_	1.32	V
R _B	SR	_	External resistance on bipolar junction transistor (BJT) base	—	18		22	kΩ
C _{DEC1}	SR		External decoupling/stability ceramic capacitor	BJT from Table 14. 3 capacitances (i.e. X7R or X8R capacitors) with nominal value of 10 µF	19.5	30		μF
				BJT BC817, one capacitance of 22 μ F	14.3	22		μF

Symbol	C Parameter		Conditions ¹	Va	Unit	
Gymbol	U	i arameter	Conditions	Min	Max	onit
V _{IOLVDM5OK_H}	Р	I/O 5V low voltage detector high threshold	—	_	4.4	V
V _{IOLVDM5OK_L}	Р	I/O 5V low voltage detector low threshold	—	3.8	_	V
V _{MLVDDOK_H}	Р	Digital supply low voltage detector high	—	_	1.145	V
V _{MLVDDOK_} L	Р	Digital supply low voltage detector low	—	1.08		V

Table 17. Low voltage monitor electrical characteristics (continued)

 $\frac{1}{1}$ V_{DD} = 3.3V ± 10% / 5.0V ± 10%, T_A = -40 °C to T_{A MAX}, unless otherwise specified

3.9 Power up/down sequencing

To prevent an overstress event or a malfunction within and outside the device, the MPC5604P implements the following sequence to ensure each module is started only when all conditions for switching it ON are available:

- A POWER_ON module working on voltage regulator supply controls the correct start-up of the regulator. This is a key module ensuring safe configuration for all voltage regulator functionality when supply is below 1.5V. Associated POWER_ON (or POR) signal is active low.
- Several low voltage detectors, working on voltage regulator supply monitor the voltage of the critical modules (voltage regulator, I/Os, flash memory and low voltage domain). LVDs are gated low when POWER_ON is active.
- A POWER_OK signal is generated when all critical supplies monitored by the LVD are available. This signal is active high and released to all modules including I/Os, flash memory and RC16 oscillator needed during power-up phase and reset phase. When POWER_OK is low the associated module are set into a safe state.



Figure 10. Power-up typical sequence

Symb	<u> </u>	DI C Parameter -		Va	Unit	
Gymb				Min	Max	Unit
f _{OSC}	S R	_	Oscillator frequency	4	40	MHz
9 _m		Ρ	Transconductance	4	20	mA/V
V _{OSC}	—	Т	Oscillation amplitude on XTAL pin	1	—	V
toscsu	—	Т	Start-up time ^{1,2}	8	_	ms

Table 27. Main oscillator output electrical characteristic	s (3.3 V, NVUSRO[PAD3V5V] = 1)
--	--------------------------------

¹ The start-up time is dependent upon crystal characteristics, board leakage, etc., high ESR and excessive capacitive loads can cause long start-up time.

² Value captured when amplitude reaches 90% of XTAL

Symbol		Parameter		Unit		
		i didineter	Min	Тур	Max	•
f _{OSC}	SR	Oscillator frequency	4	_	40	MHz
f _{CLK}	SR	Frequency in bypass	_	_	64	MHz
t _{rCLK}	SR	Rise/fall time in bypass	_	_	1	ns
t _{DC}	SR	Duty cycle	47.5	50	52.5	%

Table 28. Input clock characteristics

3.12 FMPLL electrical characteristics

Table 29. FMPLL electrical characteristics

Symbol	C	Paramotor	Conditions ¹	Va	Unit		
Symbol		Falanetei	Conditions	Min	Max	0.110	
f _{ref_crystal} f _{ref_ext}	D	PLL reference frequency range ²	Crystal reference	4	40	MHz	
f _{PLLIN}	D Phase detector input frequency range (a pre-divider)		—	4	16	MHz	
f _{FMPLLOUT}	D	Clock frequency range in normal mode	—	16	120	MHz	
f _{FREE}	Ρ	Free-running frequency	Measured using clock division — typically /16	20	150	MHz	
t _{CYC}	D	System clock period	—	_	1 / f _{SYS}	ns	
fLORL	D	Loss of reference frequency window ³	Lower limit	1.6	3.7	MHz	
TLORH			Upper limit	24	56		
f _{SCM}	D	Self-clocked mode frequency ^{4,5}	_	20	150	MHz	

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: C_S and C_{P2} being substantially two switched capacitances, with a frequency equal to the ADC conversion rate, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz, with C_S+C_{P2} equal to 3 pF, a resistance of 330 k Ω is obtained ($R_{EQ} = 1 / (fc \times (C_S+C_{P2}))$), where fc represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on C_S+C_{P2}) and the sum of $R_S + R_F$, the external circuit must be designed to respect the Equation 4:

$$V_A \bullet \frac{R_S + R_F}{R_{EQ}} < \frac{1}{2}LSB$$

Equation 4 generates a constraint for external network design, in particular on resistive path.



Figure 15. Input equivalent circuit

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances C_{F_2} , C_{P1} and C_{P2} are initially charged at the source voltage V_A (refer to the equivalent circuit reported in Figure 15): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch closed).



Figure 20. Noise filtering on reset signal

Symbol		<u>د</u>	Paramotor	Conditions ¹		Unit		
		C	Falameter	Conditions	Min	Тур	Мах	Unit
V _{IH}	SR	Ρ	Input High Level CMOS — (Schmitt Trigger)		0.65V _{DD}	_	V _{DD} +0.4	V
V _{IL}	SR	Ρ	Input low Level CMOS (Schmitt Trigger)	_	-0.4	_	0.35V _{DD}	V
V _{HYS}	CC	С	Input hysteresis CMOS (Schmitt Trigger)	_	0.1V _{DD}	_	—	V
V _{OL}	СС	Ρ	Output low level	Push Pull, I_{OL} = 2mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	—	_	0.1V _{DD}	V
				Push Pull, I _{OL} = 1mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	_	_	0.1V _{DD}	
				Push Pull, I_{OL} = 1mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	—	_	0.5	

Table 36. RESET electrical characteristics

Symbol		C	Paramotor	Conditions ¹		Unit		
		C	Falameter	Conditions	Min	Тур	Мах	Unit
t _{tr}	СС	D	D Output transition time output pin ³ MEDIUM configuration	C _L = 25pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_		10	ns
				C _L = 50pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	—	20	
				C _L = 100pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0		—	40	
				C _L = 25pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1			12	
				C _L = 50pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	—	25	
				C _L = 100pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	—	40	
W _{FRST}	SR	Ρ	RESET input filtered pulse	_	—	—	40	ns
W _{NFRST}	SR	Ρ	RESET input not filtered pulse	_	500	—	—	ns
t _{POR}	СС	D	Maximum delay before internal reset is released after all V _{DD_HV} reach nominal supply	Monotonic V _{DD_HV} supply ramp	_	—	1	ms
I _{WPU}	СС	Ρ	Weak pull-up current	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	10		150	μΑ
			absolute value	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	10	—	150	
				V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ⁴	10		250	

 Table 36. RESET electrical characteristics (continued)

 $^1~V_{DD}$ = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 °C to T_A $_{MAX}$, unless otherwise specified

² This is a transient configuration during power-up, up to the end of reset PHASE2 (refer to RGM module section of device reference manual).

 $^3~$ CL includes device and package capacitance (CPKG < 5 pF).

⁴ The configuration PAD3V5 = 1 when V_{DD} = 5 V is only transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

3.17.2 IEEE 1149.1 interface timing

No	Symbol		С	Parameter	Conditions	Value		Unit
			•		Conditionio	Min	Мах	0.110
1	t _{JCYC}	CC	D	TCK cycle time	_	100	_	ns
2	t _{JDC}	CC	D	TCK clock pulse width (measured at $V_{DD_HV_IOX}/2$)		40	60	ns
3	t _{TCKRISE}	CC	D	TCK rise and fall times (40% – 70%)	_		3	ns
4	$t_{\text{TMSS},}t_{\text{TDIS}}$	CC	D	TMS, TDI data setup time		5	-	ns

Table 37. JTAG pin AC electrical characteristics

No	Symbol		C	Paramotor	Conditions	Value		Unit
140.	Gymbo		Ŭ	i arameter	Conditions	Min	Мах	0.110
5	$t_{\text{TMSH},} t_{\text{TDIH}}$	CC	D	TMS, TDI data hold time	_	25		ns
6	t _{TDOV}	СС	D	TCK low to TDO data valid	_	_	40	ns
7	t _{TDOI}	CC	D	TCK low to TDO data invalid	_	0	_	ns
8	t _{TDOHZ}	СС	D	TCK low to TDO high impedance	_	40	_	ns
11	t _{BSDV}	CC	D	TCK falling edge to output valid	_	_	50	ns
12	t _{BSDVZ}	CC	D	TCK falling edge to output valid out of high impedance	_	_	50	ns
13	t _{BSDHZ}	СС	D	TCK falling edge to output high impedance	_	_	50	ns
14	t _{BSDST}	CC	D	Boundary scan input valid to TCK rising edge	_	50	_	ns
15	t _{BSDHT}	CC	D	TCK rising edge to boundary scan input invalid	_	50	_	ns





Figure 21. JTAG test clock input timing



Figure 22. JTAG test access port timing

	MECHANICA	L OUTLINES	DOCUMENT NO: 98ASS23308W								
Treescale semiconductor	DICTIONARY		PAGE:	983	5						
© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.	DO NOT SCALE	THIS DRAWING	REV:	Н							
NOTES:											
1. ALL DIMENSIONS ARE IN MILLIMETERS.											
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.											
3. DATUMS B, C AND D TO BE DETERMINED AT DATUM PLANE H.											
4. THE TOP PACKAGE BODY SIZ BY A MAXIMUM OF 0.1 MM.	E MAY BE SMALL	ER THAN THE BO	ТТОМ РА	.CKAGE SIZE							
5. DIMENSIONS DO NOT INCLUDE PROTRUSION IS 0.25 mm PE SIZE DIMENSIONS INCLUDING	5. DIMENSIONS DO NOT INCLUDE MOLD PROTRUSIONS. THE MAXIMUM ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THE DIMENSIONS ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.										
6. DIMENSION DOES NOT INCLUE CAUSE THE LEAD WIDTH TO AND AN ADJACENT LEAD SH	DE DAM BAR PRO EXCEED 0.35. MII IALL BE 0.07 MM.	TRUSION. PROTRUS NIMUM SPACE BET	SIONS SH WEEN PF	IALL NOT ROTRUSION							
7. dimensions are determined	AT THE SEATING	G PLANE, DATUM	Α.								
		I									
100 FAD 05	P	CASE NUMBER: 9	83-02								
14 X 14, 0.5 PITCH,	1.4 THICK	STANDARD: NON-	-JEDEC								
		PACKAGE CODE:	8264	SHEET:	3						

Figure 41. 100 LQFP package mechanical drawing (part 3)

MPC5604P Microcontroller Data Sheet, Rev. 8

5 Ordering information

Figure 42. Commercial product code structure

