



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | e200z0h |
| Core Size | 32-Bit Single-Core |
| Speed | 64MHz |
| Connectivity | CANbus, FlexRay, LINbus, SPI, UART/USART |
| Peripherals | DMA, POR, PWM, WDT |
| Number of I/O | 108 |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 64K x 8 |
| RAM Size | 40K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | A/D 30x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-LQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5604pef0mlq6 |

Table 2. MPC5604P series block summary (continued)

| Block | Function |
|---|--|
| Pulse width modulator (FlexPWM) | Contains four PWM submodules, each of which is capable of controlling a single half-bridge power stage and two fault input channels |
| Reset generation module (MC_RGM) | Centralizes reset sources and manages the device reset sequence of the device |
| Static random-access memory (SRAM) | Provides storage for program code, constants, and variables |
| System integration unit lite (SIUL) | Provides control over all the electrical pad controls and up to 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration |
| System status and configuration module (SSCM) | Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable |
| System timer module (STM) | Provides a set of output compare events to support AUTOSAR ¹ and operating system tasks |
| System watchdog timer (SWT) | Provides protection from runaway code |
| Wakeup unit (WKPU) | Supports up to 18 external sources that can generate interrupts or wakeup events, 1 of which can cause non-maskable interrupt requests or wakeup events |

¹ AUTOSAR: AUTomotive Open System ARchitecture (see <http://www.autosar.org>)

1.5 Feature details

1.5.1 High performance e200z0 core processor

The e200z0 Power Architecture core provides the following features:

- High performance e200z0 core processor for managing peripherals and interrupts
- Single issue 4-stage pipeline in-order execution 32-bit Power Architecture CPU
- Harvard architecture
- Variable length encoding (VLE), allowing mixed 16-bit and 32-bit instructions
 - Results in smaller code size footprint
 - Minimizes impact on performance
- Branch processing acceleration using lookahead instruction buffer
- Load/store unit
 - 1 cycle load latency
 - Misaligned access support
 - No load-to-use pipeline bubbles
- Thirty-two 32-bit general purpose registers (GPRs)
- Separate instruction bus and load/store bus Harvard architecture
- Hardware vectored interrupt support
- Reservation instructions for implementing read-modify-write constructs
- Long cycle time instructions, except for guarded loads, do not increase interrupt latency
- Extensive system development support through Nexus debug port
- Non-maskable interrupt support

For high priority interrupt requests, the time from the assertion of the interrupt request from the peripheral to when the processor is executing the interrupt service routine (ISR) has been minimized. The INTC provides a unique vector for each interrupt request source for quick determination of which ISR has to be executed. It also provides a wide number of priorities so that lower priority ISRs do not delay the execution of higher priority ISRs. To allow the appropriate priorities for each source of interrupt request, the priority of each interrupt request is software configurable.

When multiple tasks share a resource, coherent accesses to that resource need to be supported. The INTC supports the priority ceiling protocol (PCP) for coherent accesses. By providing a modifiable priority mask, the priority can be raised temporarily so that all tasks which share the same resource can not preempt each other.

The INTC provides the following features:

- Unique 9-bit vector for each separate interrupt source
- 8 software triggerable interrupt sources
- 16 priority levels with fixed hardware arbitration within priority levels for each interrupt source
- Ability to modify the ISR or task priority: modifying the priority can be used to implement the Priority Ceiling Protocol for accessing shared resources.
- 2 external high priority interrupts directly accessing the main core and I/O processor (IOP) critical interrupt mechanism

1.5.7 System status and configuration module (SSCM)

The system status and configuration module (SSCM) provides central device functionality.

The SSCM includes these features:

- System configuration and status
 - Memory sizes/status
 - Device mode and security status
 - Determine boot vector
 - Search code flash for bootable sector
 - DMA status
- Debug status port enable and selection
- Bus and peripheral abort enable/disable

1.5.8 System clocks and clock generation

The following list summarizes the system clock and clock generation on the MPC5604P:

- Lock detect circuitry continuously monitors lock status
- Loss of clock (LOC) detection for PLL outputs
- Programmable output clock divider ($\div 1$, $\div 2$, $\div 4$, $\div 8$)
- FlexPWM module and eTimer module can run on an independent clock source
- On-chip oscillator with automatic level control
- Internal 16 MHz RC oscillator for rapid start-up and safe mode: supports frequency trimming by user application

1.5.9 Frequency-modulated phase-locked loop (FMPLL)

The FMPLL allows the user to generate high speed system clocks from a 4–40 MHz input clock. Further, the FMPLL supports programmable frequency modulation of the system clock. The PLL multiplication factor, output clock divider ratio are all software configurable.

The PLL has the following major features:

- Input clock frequency: 4–40 MHz

- Maximum output frequency: 64 MHz
- Voltage controlled oscillator (VCO)—frequency 256–512 MHz
- Reduced frequency divider (RFD) for reduced frequency operation without forcing the PLL to relock
- Frequency-modulated PLL
 - Modulation enabled/disabled through software
 - Triangle wave modulation
- Programmable modulation depth ($\pm 0.25\%$ to $\pm 4\%$ deviation from center frequency): programmable modulation frequency dependent on reference frequency
- Self-clocked mode (SCM) operation

1.5.10 Main oscillator

The main oscillator provides these features:

- Input frequency range: 4–40 MHz
- Crystal input mode or oscillator input mode
- PLL reference

1.5.11 Internal RC oscillator

This device has an RC ladder phase-shift oscillator. The architecture uses constant current charging of a capacitor. The voltage at the capacitor is compared by the stable bandgap reference voltage.

The RC oscillator provides these features:

- Nominal frequency 16 MHz
- $\pm 5\%$ variation over voltage and temperature after process trim
- Clock output of the RC oscillator serves as system clock source in case loss of lock or loss of clock is detected by the PLL
- RC oscillator is used as the default system clock during startup

1.5.12 Periodic interrupt timer (PIT)

The PIT module implements these features:

- 4 general purpose interrupt timers
- 32-bit counter resolution
- Clocked by system clock frequency
- Each channel can be used as trigger for a DMA request

1.5.13 System timer module (STM)

The STM module implements these features:

- One 32-bit up counter with 8-bit prescaler
- Four 32-bit compare channels
- Independent interrupt source for each channel
- Counter can be stopped in debug mode

1.5.14 Software watchdog timer (SWT)

The SWT has the following features:

- 32 message buffers of up to 8-bytes data length
- Each message buffer configurable as Rx or Tx, all supporting standard and extended messages
- Programmable loop-back mode supporting self-test operation
- 3 programmable mask registers
- Programmable transmit-first scheme: lowest ID or lowest buffer number
- Time stamp based on 16-bit free-running timer
- Global network time, synchronized by a specific message
- Maskable interrupts
- Independent of the transmission medium (an external transceiver is assumed)
- High immunity to EMI
- Short latency time due to an arbitration scheme for high-priority messages
- Transmit features
 - Supports configuration of multiple mailboxes to form message queues of scalable depth
 - Arbitration scheme according to message ID or message buffer number
 - Internal arbitration to guarantee no inner or outer priority inversion
 - Transmit abort procedure and notification
- Receive features
 - Individual programmable filters for each mailbox
 - 8 mailboxes configurable as a six-entry receive FIFO
 - 8 programmable acceptance filters for receive FIFO
- Programmable clock source
 - System clock
 - Direct oscillator clock to avoid PLL jitter

1.5.21 Safety port (FlexCAN)

The MPC5604P MCU has a second CAN controller synthesized to run at high bit rates to be used as a safety port. The CAN module of the safety port provides the following features:

- Identical to the FlexCAN module
- Bit rate as fast as 7.5 Mbit/s at 60 MHz CPU clock using direct connection between CAN modules (no physical transceiver required)
- 32 message buffers of up to 8 bytes data length
- Can be used as a second independent CAN module

1.5.22 FlexRay

The FlexRay module provides the following features:

- Full implementation of FlexRay Protocol Specification 2.1
- 32 configurable message buffers can be handled
- Dual channel or single channel mode of operation, each as fast as 10 Mbit/s data rate
- Message buffers configurable as Tx, Rx or RxFIFO
- Message buffer size configurable
- Message filtering for all message buffers based on FrameID, cycle count and message ID
- Programmable acceptance filters for RxFIFO message buffers

- Input capture trigger
- Output compare
- Double buffer (to capture rising edge and falling edge)
- Separate prescaler for each counter
- Selectable clock source
- 0–100% pulse measurement
- Rotation direction flag (Quad decoder mode)
- Maximum count rate
 - External event counting: max. count rate = peripheral clock/2
 - Internal clock counting: max. count rate = peripheral clock
- Counters are:
 - Cascadable
 - Preloadable
- Programmable count modulo
- Quadrature decode capabilities
- Counters can share available input pins
- Count once or repeatedly
- Pins available as GPIO when timer functionality not in use

1.5.27 Analog-to-digital converter (ADC) module

The ADC module provides the following features:

Analog part:

- 2 on-chip AD converters
 - 10-bit AD resolution
 - 1 sample and hold unit per ADC
 - Conversion time, including sampling time, less than 1 μ s (at full precision)
 - Typical sampling time is 150 ns min. (at full precision)
 - Differential non-linearity error (DNL) ± 1 LSB
 - Integral non-linearity error (INL) ± 1.5 LSB
 - TUE < 3 LSB
 - Single-ended input signal up to 5.0 V
 - The ADC and its reference can be supplied with a voltage independent from V_{DDIO}
 - The ADC supply can be equal or higher than V_{DDIO}
 - The ADC supply and the ADC reference are not independent from each other (they are internally bonded to the same pad)
 - Sample times of 2 (default), 8, 64, or 128 ADC clock cycles

Digital part:

- 2×13 input channels including 4 channels shared between the 2 converters
- 4 analog watchdogs comparing ADC results against predefined levels (low, high, range) before results are stored in the appropriate ADC result location,
- 2 modes of operation: Normal mode or CTU control mode
- Normal mode features
 - Register-based interface with the CPU: control register, status register, 1 result register per channel

- ADC state machine managing 3 request flows: regular command, hardware injected command, software injected command
- Selectable priority between software and hardware injected commands
- 4 analog watchdogs comparing ADC results against predefined levels (low, high, range)
- DMA compatible interface
- CTU control mode features
 - Triggered mode only
 - 4 independent result queues (2×16 entries, 2×4 entries)
 - Result alignment circuitry (left justified; right justified)
 - 32-bit read mode allows to have channel ID on one of the 16-bit part
 - DMA compatible interfaces

1.5.28 Cross triggering unit (CTU)

The cross triggering unit allows automatic generation of ADC conversion requests on user selected conditions without CPU load during the PWM period and with minimized CPU load for dynamic configuration.

It implements the following features:

- Double buffered trigger generation unit with as many as eight independent triggers generated from external triggers
- Trigger generation unit configurable in sequential mode or in triggered mode
- Each Trigger can be appropriately delayed to compensate the delay of external low pass filter
- Double buffered global trigger unit allowing eTimer synchronization and/or ADC command generation
- Double buffered ADC command list pointers to minimize ADC-trigger unit update
- Double buffered ADC conversion command list with as many as 24 ADC commands
- Each trigger has the capability to generate consecutive commands
- ADC conversion command allows to control ADC channel from each ADC, single or synchronous sampling, independent result queue selection

1.5.29 Nexus development interface (NDI)

The NDI (Nexus Development Interface) block provides real-time development support capabilities for the MPC5604P Power Architecture based MCU in compliance with the IEEE-ISTO 5001-2003 standard. This development support is supplied for MCUs without requiring external address and data pins for internal visibility. The NDI block is an integration of several individual Nexus blocks that are selected to provide the development support interface for this device. The NDI block interfaces to the host processor and internal busses to provide development support as per the IEEE-ISTO 5001-2003 Class 2+ standard. The development support provided includes access to the MCU's internal memory map and access to the processor's internal registers during run time.

The Nexus Interface provides the following features:

- Configured via the IEEE 1149.1
- All Nexus port pins operate at V_{DDIO} (no dedicated power supply)
- Nexus 2+ features supported
 - Static debug
 - Watchpoint messaging
 - Ownership trace messaging
 - Program trace messaging
 - Real time read/write of any internally memory mapped resources through JTAG pins
 - Overrun control, which selects whether to stall before Nexus overruns or keep executing and allow overwrite of information

Table 5. Pin muxing (continued)

| Port pin | Pad configuration register (PCR) | Alternate function ^{1,2} | Functions | Peripheral ³ | I/O direction ⁴ | Pad speed ⁵ | | Pin No. | |
|-----------------|----------------------------------|---|--|--|----------------------------|------------------------|---------|---------|---------|
| | | | | | | SRC = 0 | SRC = 1 | 100-pin | 144-pin |
| B[10] | PCR[26] | ALT0 ALT1 ALT2 ALT3 — | GPIO[26] — — — AN[12] | SIUL — — — ADC_0 / ADC_1 | Input only | — | — | 36 | 53 |
| B[11] | PCR[27] | ALT0 ALT1 ALT2 ALT3 — | GPIO[27] — — — AN[13] | SIUL — — — ADC_0 / ADC_1 | Input only | — | — | 37 | 54 |
| B[12] | PCR[28] | ALT0 ALT1 ALT2 ALT3 — | GPIO[28] — — — AN[14] | SIUL — — — ADC_0 / ADC_1 | Input only | — | — | 38 | 55 |
| B[13] | PCR[29] | ALT0 ALT1 ALT2 ALT3 — — | GPIO[29] — — — AN[0] RXD | SIUL — — — ADC_1 LIN_1 | Input only | — | — | 42 | 60 |
| B[14] | PCR[30] | ALT0 ALT1 ALT2 ALT3 — — — | GPIO[30] — — — AN[1] ETC[4] EIRQ[19] | SIUL — — — ADC_1 eTimer_0 SIUL | Input only | — | — | 44 | 64 |
| B[15] | PCR[31] | ALT0 ALT1 ALT2 ALT3 — — | GPIO[31] — — — AN[2] EIRQ[20] | SIUL — — — ADC_1 SIUL | Input only | — | — | 43 | 62 |
| Port C (16-bit) | | | | | | | | | |
| C[0] | PCR[32] | ALT0 ALT1 ALT2 ALT3 — | GPIO[32] — — — AN[3] | SIUL — — — ADC_1 | Input only | — | — | 45 | 66 |
| C[1] | PCR[33] | ALT0 ALT1 ALT2 ALT3 — | GPIO[33] — — — AN[2] | SIUL — — — ADC_0 | Input only | — | — | 28 | 41 |

Table 5. Pin muxing (continued)

| Port pin | Pad configuration register (PCR) | Alternate function ^{1,2} | Functions | Peripheral ³ | I/O direction ⁴ | Pad speed ⁵ | | Pin No. | |
|----------|----------------------------------|-----------------------------------|--|----------------------------------|----------------------------|------------------------|---------|---------|---------|
| | | | | | | SRC = 0 | SRC = 1 | 100-pin | 144-pin |
| E[6] | PCR[70] | ALT0 ALT1 ALT2 ALT3 — | GPIO[70] — — — AN[9] | SIUL — — — ADC_0 | Input only | — | — | — | 46 |
| E[7] | PCR[71] | ALT0 ALT1 ALT2 ALT3 — | GPIO[71] — — — AN[10] | SIUL — — — ADC_0 | Input only | — | — | — | 48 |
| E[8] | PCR[72] | ALT0 ALT1 ALT2 ALT3 — | GPIO[72] — — — AN[6] | SIUL — — — ADC_1 | Input only | — | — | — | 59 |
| E[9] | PCR[73] | ALT0 ALT1 ALT2 ALT3 — | GPIO[73] — — — AN[7] | SIUL — — — ADC_1 | Input only | — | — | — | 61 |
| E[10] | PCR[74] | ALT0 ALT1 ALT2 ALT3 — | GPIO[74] — — — AN[8] | SIUL — — — ADC_1 | Input only | — | — | — | 63 |
| E[11] | PCR[75] | ALT0 ALT1 ALT2 ALT3 — | GPIO[75] — — — AN[9] | SIUL — — — ADC_1 | Input only | — | — | — | 65 |
| E[12] | PCR[76] | ALT0 ALT1 ALT2 ALT3 — | GPIO[76] — — — AN[10] | SIUL — — — ADC_1 | Input only | — | — | — | 67 |
| E[13] | PCR[77] | ALT0 ALT1 ALT2 ALT3 — | GPIO[77] SCK — — EIRQ[25] | SIUL DSPI_3 — — SIUL | I/O I/O — — I | Slow | Medium | — | 117 |
| E[14] | PCR[78] | ALT0 ALT1 ALT2 ALT3 — | GPIO[78] SOUT — — EIRQ[26] | SIUL DSPI_3 — — SIUL | I/O O — — I | Slow | Medium | — | 119 |

3.4 Recommended operating conditions

Table 8. Recommended operating conditions (5.0 V)

| Symbol | | Parameter | Conditions | Value | | Unit |
|--|----|--|------------------------------------|------------------------------|------------------------------|------|
| | | | | Min | Max ¹ | |
| V _{SS} | SR | Device ground | — | 0 | 0 | V |
| V _{DD_HV_IOx} ² | SR | 5.0 V input/output supply voltage | — | 4.5 | 5.5 | V |
| V _{SS_HV_IOx} | SR | Input/output ground voltage | — | 0 | 0 | V |
| V _{DD_HV_FL} | SR | 5.0 V code and data flash supply voltage | — | 4.5 | 5.5 | V |
| | | | Relative to V _{DD_HV_IOx} | V _{DD_HV_IOx} – 0.1 | V _{DD_HV_IOx} + 0.1 | |
| V _{SS_HV_FL} | SR | Code and data flash ground | — | 0 | 0 | V |
| V _{DD_HV_OSC} | SR | 5.0 V crystal oscillator amplifier supply voltage | — | 4.5 | 5.5 | V |
| | | | Relative to V _{DD_HV_IOx} | V _{DD_HV_IOx} – 0.1 | V _{DD_HV_IOx} + 0.1 | |
| V _{SS_HV_OSC} | SR | 5.0 V crystal oscillator amplifier reference voltage | — | 0 | 0 | V |
| V _{DD_HV_REG} | SR | 5.0 V voltage regulator supply voltage | — | 4.5 | 5.5 | V |
| | | | Relative to V _{DD_HV_IOx} | V _{DD_HV_IOx} – 0.1 | V _{DD_HV_IOx} + 0.1 | |
| V _{DD_HV_ADC0} ³ | SR | 5.0 V ADC_0 supply and high reference voltage | — | 4.5 | 5.5 | V |
| | | | Relative to V _{DD_HV_REG} | V _{DD_HV_REG} – 0.1 | — | |
| V _{SS_HV_ADC0} | SR | ADC_0 ground and low reference voltage | — | 0 | 0 | V |
| V _{DD_HV_ADC1} ³ | SR | 5.0 V ADC_1 supply and high reference voltage | — | 4.5 | 5.5 | V |
| | | | Relative to V _{DD_HV_REG} | V _{DD_HV_REG} – 0.1 | — | |
| V _{SS_HV_ADC1} | SR | ADC_1 ground and low reference voltage | — | 0 | 0 | V |
| V _{DD_LV_REGCOR} ^{4,5} | CC | Internal supply voltage | — | — | — | V |
| V _{SS_LV_REGCOR} ⁴ | SR | Internal reference voltage | — | 0 | 0 | V |
| V _{DD_LV_CORx} ^{4,5} | CC | Internal supply voltage | — | — | — | V |
| V _{SS_LV_CORx} ⁴ | SR | Internal reference voltage | — | 0 | 0 | V |
| T _A | SR | Ambient temperature under bias | — | –40 | 125 | °C |

¹ Parametric figures can be out of specification when voltage drops below 4.5 V, however, guaranteeing the full functionality. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed.

² The difference between each couple of voltage supplies must be less than 100 mV, $|V_{DD_HV_IOy} - V_{DD_HV_IOx}| < 100$ mV.

³ The difference between ADC voltage supplies must be less than 100 mV, $|V_{DD_HV_ADC1} - V_{DD_HV_ADC0}| < 100$ mV.

Table 16. Voltage regulator electrical characteristics (configuration without resistor on base)

| Symbol | | C | Parameter | Conditions | Value | | | Unit |
|---------------------------|----|---|--|---|-------|-----|------|------|
| | | | | | Min | Typ | Max | |
| V _{DD_LV_REGCOR} | CC | P | Output voltage under maximum load run supply current configuration | Post-trimming | 1.15 | — | 1.32 | V |
| C _{DEC1} | SR | — | External decoupling/stability ceramic capacitor | 4 capacitances | 40 | 56 | — | μF |
| R _{REG} | SR | — | Resulting ESR of all four C _{DEC1} | Absolute maximum value between 100 kHz and 10 MHz | — | — | 45 | mΩ |
| C _{DEC2} | SR | — | External decoupling/stability ceramic capacitor | 4 capacitances of 100 nF each | 400 | — | — | nF |
| C _{DEC3} | SR | — | External decoupling/stability ceramic capacitor on VDD_HV_REG | — | 40 | — | — | μF |
| L _{Reg} | SR | — | Resulting ESL of V _{DD_HV_REG} , BCTRL and V _{DD_LV_CORx} pins | — | — | — | 15 | nH |

3.8.2 Voltage monitor electrical characteristics

The device implements a Power-on Reset module to ensure correct power-up initialization, as well as three low voltage detectors to monitor the V_{DD} and the V_{DD_LV} voltage while device is supplied:

- POR monitors V_{DD} during the power-up phase to ensure device is maintained in a safe reset state
- LVDHV3 monitors V_{DD} to ensure device reset below minimum functional supply
- LVDHV5 monitors V_{DD} when application uses device in the 5.0V ± 10% range
- LVDLVCOR monitors low voltage digital power domain

Table 17. Low voltage monitor electrical characteristics

| Symbol | C | Parameter | Conditions ¹ | Value | | Unit |
|--------------------------|---|---|-------------------------|-------|------|------|
| | | | | Min | Max | |
| V _{PORH} | T | Power-on reset threshold | — | 1.5 | 2.7 | V |
| V _{PORUP} | P | Supply for functional POR module | T _A = 25 °C | 1.0 | — | V |
| V _{REGLVDMOK_H} | P | Regulator low voltage detector high threshold | — | — | 2.95 | V |
| V _{REGLVDMOK_L} | P | Regulator low voltage detector low threshold | — | 2.6 | — | V |
| V _{FLLVDMOK_H} | P | Flash low voltage detector high threshold | — | — | 2.95 | V |
| V _{FLLVDMOK_L} | P | Flash low voltage detector low threshold | — | 2.6 | — | V |
| V _{IOLVDMOK_H} | P | I/O low voltage detector high threshold | — | — | 2.95 | V |
| V _{IOLVDMOK_L} | P | I/O low voltage detector low threshold | — | 2.6 | — | V |

Table 17. Low voltage monitor electrical characteristics (continued)

| Symbol | C | Parameter | Conditions ¹ | Value | | Unit |
|--------------------------|---|--|-------------------------|-------|-------|------|
| | | | | Min | Max | |
| V _{IOLVDM5OK_H} | P | I/O 5V low voltage detector high threshold | — | — | 4.4 | V |
| V _{IOLVDM5OK_L} | P | I/O 5V low voltage detector low threshold | — | 3.8 | — | V |
| V _{MLVDDOK_H} | P | Digital supply low voltage detector high | — | — | 1.145 | V |
| V _{MLVDDOK_L} | P | Digital supply low voltage detector low | — | 1.08 | — | V |

¹ V_{DD} = 3.3V ± 10% / 5.0V ± 10%, T_A = -40 °C to T_A MAX, unless otherwise specified

3.9 Power up/down sequencing

To prevent an overstress event or a malfunction within and outside the device, the MPC5604P implements the following sequence to ensure each module is started only when all conditions for switching it ON are available:

- A POWER_ON module working on voltage regulator supply controls the correct start-up of the regulator. This is a key module ensuring safe configuration for all voltage regulator functionality when supply is below 1.5V. Associated POWER_ON (or POR) signal is active low.
- Several low voltage detectors, working on voltage regulator supply monitor the voltage of the critical modules (voltage regulator, I/Os, flash memory and low voltage domain). LVDs are gated low when POWER_ON is active.
- A POWER_OK signal is generated when all critical supplies monitored by the LVD are available. This signal is active high and released to all modules including I/Os, flash memory and RC16 oscillator needed during power-up phase and reset phase. When POWER_OK is low the associated module are set into a safe state.




Figure 10. Power-up typical sequence

Table 29. FMPLL electrical characteristics (continued)

| Symbol | C | Parameter | | Conditions ¹ | Value | | Unit |
|------------------------------------|---|---|--|--|-------|--------------------|-----------------------|
| | | | | | Min | Max | |
| C _{JITTER} | T | CLKOUT period jitter ^{6,7,8,9} | Short-term jitter ¹⁰ | f _{SYS} maximum | –4 | 4 | % f _{CLKOUT} |
| | | | Long-term jitter (avg. over 2 ms interval) | f _{PLLIN} = 16 MHz (resonator), f _{PLLCLK} at 64 MHz, 4,000 cycles | — | 10 | ns |
| t _{lpl} | D | PLL lock time ^{11, 12} | | — | — | 200 | μs |
| t _{dc} | D | Duty cycle of reference | | — | 40 | 60 | % |
| f _{LCK} | D | Frequency LOCK range | | — | –6 | 6 | % f _{SYS} |
| f _{UL} | D | Frequency un-LOCK range | | — | –18 | 18 | % f _{SYS} |
| f _{CS} f _{DS} | D | Modulation depth | | Center spread | ±0.25 | ±4.0 ¹³ | % f _{SYS} |
| | | | | Down spread | –0.5 | –8.0 | |
| f _{MOD} | D | Modulation frequency ¹⁴ | | — | — | 70 | kHz |

¹ V_{DD_LV_CORx} = 1.2 V ±10%; V_{SS} = 0 V; T_A = –40 to 125 °C, unless otherwise specified

² Considering operation with PLL not bypassed

³ “Loss of Reference Frequency” window is the reference frequency range outside of which the PLL is in self-clocked mode.

⁴ Self-clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls outside the f_{LOR} window.

⁵ f_{VCO} self clock range is 20–150 MHz. f_{SCM} represents f_{SYS} after PLL output divider (ERFD) of 2 through 16 in enhanced mode.

⁶ This value is determined by the crystal manufacturer and board design.

⁷ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{SYS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDPLL} and V_{SSPLL} and variation in crystal oscillator frequency increase the C_{JITTER} percentage for a given interval.

⁸ Proper PC board layout procedures must be followed to achieve specifications.

⁹ Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of C_{JITTER} and either f_{CS} or f_{DS} (depending on whether center spread or down spread modulation is enabled).

¹⁰ Short term jitter is measured on the clock rising edge at cycle n and cycle n+4.

¹¹ This value is determined by the crystal manufacturer and board design. For 4 MHz to 20 MHz crystals specified for this PLL, load capacitors should not exceed these limits.

¹² This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).

¹³ This value is true when operating at frequencies above 60 MHz, otherwise f_{CS} is 2% (above 64 MHz).

¹⁴ Modulation depth will be attenuated from depth setting when operating at modulation frequencies above 50 kHz.

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time T_S , a constraints on R_L sizing is obtained:

Eqn. 9

$$8.5 \cdot \tau_2 = 8.5 \cdot R_L \cdot (C_S + C_{P1} + C_{P2}) < T_S$$

Of course, R_L shall be sized also according to the current limitation constraints, in combination with R_S (source impedance) and R_F (filter resistance). Being C_F definitively bigger than C_{P1} , C_{P2} and C_S , then the final voltage V_{A2} (at the end of the charge transfer transient) will be much higher than V_{A1} . Equation 10 must be respected (charge balance assuming now C_S already charged at V_{A1}):

Eqn. 10

$$V_{A2} \cdot (C_S + C_{P1} + C_{P2} + C_F) = V_A \cdot C_F + V_{A1} \cdot (C_{P1} + C_{P2} + C_S)$$

The two transients above are not influenced by the voltage source that, due to the presence of the $R_F C_F$ filter, is not able to provide the extra charge to compensate the voltage drop on C_S with respect to the ideal source V_A ; the time constant $R_F C_F$ of the filter is very high with respect to the sampling time (T_S). The filter is typically designed to act as anti-aliasing.




Figure 17. Spectral representation of input signal

Calling f_0 the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter, f_F), according to the Nyquist theorem the conversion rate f_C must be at least $2f_0$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period (T_C). Again the conversion period T_C is longer than the sampling time T_S , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter $R_F C_F$ is definitively much higher than the sampling time T_S , so the charge level on C_S cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on C_S ; from the two charge balance equations above, it is simple to derive Equation 11 between the ideal and real sampled voltage on C_S :

Table 34. Flash memory read access timing

| Symbol | C | Parameter | Conditions ¹ | Max value | Unit |
|------------|---|--|-------------------------|-----------|------|
| f_{\max} | C | Maximum working frequency at given number of wait states in worst conditions | 2 wait states | 66 | MHz |
| | | | 0 wait states | 18 | |

¹ $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125°C , unless otherwise specified

3.16 AC specifications

3.16.1 Pad AC specifications

Table 35. Output pin transition times

| Symbol | | C | Parameter | Conditions ¹ | | Value | | | Unit |
|-------------------------------|----|--|---|--|--|-------|-----|-----|------|
| | | | | | | Min | Typ | Max | |
| t _{tr} | CC | D | Output transition time output pin ² SLOW configuration | C _L = 25 pF | V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 | — | — | 50 | ns |
| | | T | | C _L = 50 pF | | — | — | 100 | |
| | | D | | C _L = 100 pF | | — | — | 125 | |
| | | D | | C _L = 25 pF | V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 | — | — | 40 | |
| | | T | | C _L = 50 pF | | — | — | 50 | |
| | | D | | C _L = 100 pF | | — | — | 75 | |
| t _{tr} | CC | D | Output transition time output pin ² MEDIUM configuration | C _L = 25 pF | V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 SIUL.PCRx.SRC = 1 | — | — | 10 | ns |
| | | T | | C _L = 50 pF | | — | — | 20 | |
| | | D | | C _L = 100 pF | | — | — | 40 | |
| | | D | | C _L = 25 pF | V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 SIUL.PCRx.SRC = 1 | — | — | 12 | |
| | | T | | C _L = 50 pF | | — | — | 25 | |
| | | D | | C _L = 100 pF | | — | — | 40 | |
| t _{tr} | CC | D | Output transition time output pin ² FAST configuration | C _L = 25 pF | V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 SIUL.PCRx.SRC = 1 | — | — | 4 | ns |
| | | C _L = 50 pF | | — | | — | 6 | | |
| | | C _L = 100 pF | | — | | — | 12 | | |
| | | C _L = 25 pF | | V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 SIUL.PCRx.SRC = 1 | — | — | 4 | | |
| | | C _L = 50 pF | | | — | — | 7 | | |
| | | C _L = 100 pF | | | — | — | 12 | | |
| t _{SYM} ³ | CC | T | Symmetric transition time, same drive strength between N and P transistor | V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 | | — | — | 4 | ns |
| | | V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 | | — | — | 5 | | | |

¹ $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40^\circ\text{C}$ to $T_{A \text{ MAX}}$, unless otherwise specified

² C_L includes device and package capacitances ($C_{PKG} < 5 \text{ pF}$).

³ Transition timing of both positive and negative slopes will differ maximum 50%

Table 36. RESET electrical characteristics (continued)

| Symbol | C | Parameter | Conditions ¹ | Value | | | Unit |
|--------------------|----|---|---|-------|-----|-----|------|
| | | | | Min | Typ | Max | |
| t _{tr} | CC | D Output transition time output pin ³ MEDIUM configuration | C _L = 25pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 | — | — | 10 | ns |
| | | | C _L = 50pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 | — | — | 20 | |
| | | | C _L = 100pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 | — | — | 40 | |
| | | | C _L = 25pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 | — | — | 12 | |
| | | | C _L = 50pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 | — | — | 25 | |
| | | | C _L = 100pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 | — | — | 40 | |
| W _{FRST} | SR | P RESET input filtered pulse | — | — | — | 40 | ns |
| W _{NFRST} | SR | P RESET input not filtered pulse | — | 500 | — | — | ns |
| t _{POR} | CC | D Maximum delay before internal reset is released after all V _{DD_HV} reach nominal supply | Monotonic V _{DD_HV} supply ramp | — | — | 1 | ms |
| I _{WPUL} | CC | P Weak pull-up current absolute value | V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 | 10 | — | 150 | μA |
| | | | V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 | 10 | — | 150 | |
| | | | V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ⁴ | 10 | — | 250 | |

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 °C to T_A MAX, unless otherwise specified

² This is a transient configuration during power-up, up to the end of reset PHASE2 (refer to RGM module section of device reference manual).

³ C_L includes device and package capacitance (C_{PKG} < 5 pF).

⁴ The configuration PAD3V5 = 1 when V_{DD} = 5 V is only transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

3.17.2 IEEE 1149.1 interface timing

Table 37. JTAG pin AC electrical characteristics

| No. | Symbol | C | Parameter | Conditions | Value | | Unit |
|-----|---------------------------------------|----|---|------------|-------|-----|------|
| | | | | | Min | Max | |
| 1 | t _{JCYC} | CC | D TCK cycle time | — | 100 | — | ns |
| 2 | t _{JDC} | CC | D TCK clock pulse width (measured at V _{DD_HV_IOx} /2) | — | 40 | 60 | ns |
| 3 | t _{TCKRISE} | CC | D TCK rise and fall times (40% – 70%) | — | — | 3 | ns |
| 4 | t _{TMSS} , t _{TDIS} | CC | D TMS, TDI data setup time | — | 5 | — | ns |




Figure 29. DSPI classic SPI timing – Master, CPHA = 1




Figure 30. DSPI classic SPI timing – Slave, CPHA = 0


| | | | | |
|---|---|---------------------|--------------------------|-----|
| <div></div> <div>© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.</div> | MECHANICAL OUTLINES DICTIONARY | | DOCUMENT NO: 98ASS23308W | |
| | DO NOT SCALE THIS DRAWING | | PAGE: | 983 |
| | | | REV: | H |
| <p>NOTES:</p> <p>1. ALL DIMENSIONS ARE IN MILLIMETERS.</p> <p>2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M–1994.</p> <p>3. DATUMS B, C AND D TO BE DETERMINED AT DATUM PLANE H.</p> <p>4. THE TOP PACKAGE BODY SIZE MAY BE SMALLER THAN THE BOTTOM PACKAGE SIZE BY A MAXIMUM OF 0.1 MM.</p> <p>5. DIMENSIONS DO NOT INCLUDE MOLD PROTRUSIONS. THE MAXIMUM ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THE DIMENSIONS ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.</p> <p>6. DIMENSION DOES NOT INCLUDE DAM BAR PROTRUSION. PROTRUSIONS SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.35. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD SHALL BE 0.07 MM.</p> <p>7. DIMENSIONS ARE DETERMINED AT THE SEATING PLANE, DATUM A.</p> | | | | |
| TITLE: 100 LEAD LQFP 14 X 14, 0.5 PITCH, 1.4 THICK | | CASE NUMBER: 983–02 | | |
| | | STANDARD: NON–JEDEC | | |
| | | PACKAGE CODE: 8264 | SHEET: | 3 |

Figure 41. 100 LQFP package mechanical drawing (part 3)

Table 42. Revision history (continued)

| Revision | Date | Substantive changes |
|----------|-------------|---|
| Rev. 5 | 06-Oct-2009 | <ul style="list-style-type: none"> - Removed B[4] and B[5] rows from “Pin muxing” table and inserted them on “System pins” table. - Updated package pinout. - Rewrote entirely section “Power Up/dpwn Sequencing” section. - Renamend “V_{DD_LV_PLL}” and “V_{SS_LV_PLL}” supply pins with respectively “V_{DD_LV_COR3}” and “V_{SS_LV_COR3}”. - Added explicative figures on “Electrical characteristics” section. - Updated “Thermal characteristics” for 100-pin. - Proposed two different configuration of “voltage regulator. - Inserted Power Up/Down sequence. - Added explicative figures on “DC Electrical characteristics”. - Added “I/O pad current specification” section. - Renamed the “Airbag mode” with “Typical mode” and updated the values on “supply current” tables. |
| Rev. 6 | 12-Feb-2010 | <p>Inserted label of Y-axis in the “Independent ADC supply” figure.</p> <p>“Recommended Operating Conditions” tables:</p> <ul style="list-style-type: none"> Updated the T_A value Moved the T_J row to “Absolute Maximum Ratings” table. Rewrite note 1 and 3 <p>Inverted Min a Typ value of C_{DEC2} on “Voltage Regulator Electrical Characteristics” table.</p> <p>Removed an useless duplicate of “Voltage Regulator Electrical Characteristics” table.</p> <p>Inserted the name of C_S into “Input Equivalent Circuit” figure.</p> <p>Removed leakage I_{vpp} from datasheet.</p> <p>Updated “Supply Current” tables.</p> <p>Added note on “Output pin transition times” table.</p> <p>Updated “Temperature Sensor Electrical Characteristics” table.</p> <p>Updated “16 MHz RC Oscillator Electrical Characteristics” table.</p> <p>Removed the note about the condition from “Flash read access timing” table.</p> <p>Removed the notes that assert the values need to be confirmed before validation.</p> |

How to Reach Us:

Home Page:

freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: <http://www.reg.net/v2/webservices/Freescale/Docs/TermsandConditions.htm>

Freescale, the Freescale logo, Altivec, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorIQ, Qorivva, StarCore, Symphony, and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, QorIQ Qonverge, QUICC Engine, Ready Play, SafeAssure, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2008–2012 Freescale, Inc.

Document Number: MPC5604P

Rev. 8

07/2012

