E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, FlexRay, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	68
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	40K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 30x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5604pef1mll6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Introduction

1.1 Document overview

This document provides electrical specifications, pin assignments, and package diagrams for the MPC5603P/4P series of microcontroller units (MCUs). It also describes the device features and highlights important electrical and physical characteristics. For functional characteristics, refer to the device reference manual.

1.2 Description

This 32-bit system-on-chip (SoC) automotive microcontroller family is the latest achievement in integrated automotive application controllers. It belongs to an expanding range of automotive-focused products designed to address chassis applications—specifically, electrical hydraulic power steering (EHPS) and electric power steering (EPS)—as well as airbag applications.

This family is one of a series of next-generation integrated automotive microcontrollers based on the Power Architecture technology.

The advanced and cost-efficient host processor core of this automotive controller family complies with the Power Architecture embedded category. It operates at speeds of up to 64 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.

1.3 Device comparison

Table 1 provides a summary of different members of the MPC5604P family and their features to enable a comparison among the family members and an understanding of the range of functionality offered within this family.

Feature	MPC5603P	MPC5604P	
Code flash memory (with ECC)	384 KB	512 KB	
Data flash memory / EE option (with ECC)	64 KB (optic	onal feature)	
SRAM (with ECC)	36 KB	40 KB	
Processor core	32-bit e	200z0h	
Instruction set	VLE (variable le	ength encoding)	
CPU performance	0–64	MHz	
FMPLL (frequency-modulated phase-locked loop) module	2		
INTC (interrupt controller) channels	147		
PIT (periodic interrupt timer)	1 (includes four 32-bit timers)		
eDMA (enhanced direct memory access) channels	16		
FlexRay ¹	Optional feature		
FlexCAN (controller area network)	2 ^{2,3}		
Safety port	Yes (via second FlexCAN module)		
FCU (fault collection unit)	Yes		
CTU (cross triggering unit)	Yes		

Block	Function
Pulse width modulator (FlexPWM)	Contains four PWM submodules, each of which is capable of controlling a single half-bridge power stage and two fault input channels
Reset generation module (MC_RGM)	Centralizes reset sources and manages the device reset sequence of the device
Static random-access memory (SRAM)	Provides storage for program code, constants, and variables
System integration unit lite (SIUL)	Provides control over all the electrical pad controls and up 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration
System status and configuration module (SSCM)	Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable
System timer module (STM)	Provides a set of output compare events to support AUTOSAR ¹ and operating system tasks
System watchdog timer (SWT)	Provides protection from runaway code
Wakeup unit (WKPU)	Supports up to 18 external sources that can generate interrupts or wakeup events, 1 of which can cause non-maskable interrupt requests or wakeup events

Table 2. MPC5604P series block summary (continued)

AUTOSAR: AUTomotive Open System ARchitecture (see http://www.autosar.org)

1.5 Feature details

1

1.5.1 High performance e200z0 core processor

The e200z0 Power Architecture core provides the following features:

- High performance e200z0 core processor for managing peripherals and interrupts
- Single issue 4-stage pipeline in-order execution 32-bit Power Architecture CPU
- Harvard architecture
- Variable length encoding (VLE), allowing mixed 16-bit and 32-bit instructions
 - Results in smaller code size footprint
 - Minimizes impact on performance
- Branch processing acceleration using lookahead instruction buffer
- Load/store unit
 - 1 cycle load latency
 - Misaligned access support
 - No load-to-use pipeline bubbles
- Thirty-two 32-bit general purpose registers (GPRs)
- Separate instruction bus and load/store bus Harvard architecture
- Hardware vectored interrupt support
- · Reservation instructions for implementing read-modify-write constructs
- Long cycle time instructions, except for guarded loads, do not increase interrupt latency
- Extensive system development support through Nexus debug port
- Non-maskable interrupt support

MPC5604P Microcontroller Data Sheet, Rev. 8

- ADC state machine managing 3 request flows: regular command, hardware injected command, software injected command
- Selectable priority between software and hardware injected commands
- 4 analog watchdogs comparing ADC results against predefined levels (low, high, range)
- DMA compatible interface
- CTU control mode features
- Triggered mode only
- 4 independent result queues (2×16 entries, 2×4 entries)
- Result alignment circuitry (left justified; right justified)
- 32-bit read mode allows to have channel ID on one of the 16-bit part
- DMA compatible interfaces

1.5.28 Cross triggering unit (CTU)

The cross triggering unit allows automatic generation of ADC conversion requests on user selected conditions without CPU load during the PWM period and with minimized CPU load for dynamic configuration.

It implements the following features:

- Double buffered trigger generation unit with as many as eight independent triggers generated from external triggers
- Trigger generation unit configurable in sequential mode or in triggered mode
- Each Trigger can be appropriately delayed to compensate the delay of external low pass filter
- Double buffered global trigger unit allowing eTimer synchronization and/or ADC command generation
- Double buffered ADC command list pointers to minimize ADC-trigger unit update
- Double buffered ADC conversion command list with as many as 24 ADC commands
- Each trigger has the capability to generate consecutive commands
- ADC conversion command allows to control ADC channel from each ADC, single or synchronous sampling, independent result queue selection

1.5.29 Nexus development interface (NDI)

The NDI (Nexus Development Interface) block provides real-time development support capabilities for the MPC5604P Power Architecture based MCU in compliance with the IEEE-ISTO 5001-2003 standard. This development support is supplied for MCUs without requiring external address and data pins for internal visibility. The NDI block is an integration of several individual Nexus blocks that are selected to provide the development support interface for this device. The NDI block interfaces to the host processor and internal busses to provide development support as per the IEEE-ISTO 5001-2003 Class 2+ standard. The development support provided includes access to the MCU's internal memory map and access to the processor's internal registers during run time.

The Nexus Interface provides the following features:

- Configured via the IEEE 1149.1
- All Nexus port pins operate at V_{DDIO} (no dedicated power supply)
- Nexus 2+ features supported
 - Static debug
 - Watchpoint messaging
 - Ownership trace messaging
 - Program trace messaging
 - Real time read/write of any internally memory mapped resources through JTAG pins
 - Overrun control, which selects whether to stall before Nexus overruns or keep executing and allow overwrite of information

- Watchpoint triggering, watchpoint triggers program tracing
- Auxiliary Output Port
 - 4 MDO (Message Data Out) pins
 - MCKO (Message Clock Out) pin
 - 2 MSEO (Message Start/End Out) pins
 - EVTO (Event Out) pin
- Auxiliary Input Port
 - EVTI (Event In) pin

1.5.30 Cyclic redundancy check (CRC)

The CRC computing unit is dedicated to the computation of CRC off-loading the CPU. The CRC module features:

- Support for CRC-16-CCITT (*x*25 protocol):
 - $x^{16} + x^{12} + x^5 + 1$
- Support for CRC-32 (Ethernet protocol): $- x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$
- Zero wait states for each write/read operations to the CRC_CFG and CRC_INP registers at the maximum frequency

1.5.31 IEEE 1149.1 JTAG controller

The JTAG controller (JTAGC) block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. All data input to and output from the JTAGC block is communicated in serial format. The JTAGC block is compliant with the IEEE standard.

The JTAG controller provides the following features:

- IEEE Test Access Port (TAP) interface with 4 pins (TDI, TMS, TCK, TDO)
- Selectable modes of operation include JTAGC/debug or normal system operation.
- A 5-bit instruction register that supports the following IEEE 1149.1-2001 defined instructions:
 BYPASS, IDCODE, EXTEST, SAMPLE, SAMPLE/PRELOAD
- A 5-bit instruction register that supports the additional following public instructions:
 - ACCESS_AUX_TAP_NPC, ACCESS_AUX_TAP_ONCE
- 3 test data registers: a bypass register, a boundary scan register, and a device identification register.
- A TAP controller state machine that controls the operation of the data registers, instruction register and associated circuitry.

1.5.32 On-chip voltage regulator (VREG)

The on-chip voltage regulator module provides the following features:

- Uses external NPN (negative-positive-negative) transistor
- Regulates external 3.3 V /5.0 V down to 1.2 V for the core logic
- Low voltage detection on the internal 1.2 V and I/O voltage 3.3 V

2 Package pinouts and signal descriptions

2.1 Package pinouts

The LQFP pinouts are shown in the following figures.




Figure 2. 144-pin LQFP pinout (top view)

MPC5604P Microcontroller Data Sheet, Rev. 8

Symbol	Description	Direction	Pad speed ¹		Pin	
Symbol	Description	Direction	SRC = 0	SRC = 1	100-pin	144-pin
EXTAL	 Analog input of oscillator amplifier circuit, when oscillator not in bypass mode Analog input for clock generator when oscillator in bypass mode 	_	_		19	30
TMS	JTAG state machine control	Bidirectional	Slow	Fast	59	87
тск	JTAG clock	Input only	Slow	—	60	88
TDI	Test Data In	Input only	Slow	Medium	58	86
TDO	Test Data Out	Output only	Slow	Fast	61	89
	Reset pin, available on	100-pin and 144-	pin packag	e.		
RESET	Bidirectional reset with Schmitt trigger characteristics and noise filter	Bidirectional	Medium	_	20	31
	Test pin, available on 100-pin and 144-pin package.					
VPP_TEST	Pin for testing purpose only. To be tied to ground in normal operating mode.	_	_	_	74	107

Table 4. System pins (continued)

¹ SCR values refer to the value assigned to the Slew Rate Control bits of the pad configuration register.

2.2.3 Pin muxing

Table 5 defines the pin list and muxing for the MPC5604P devices.

Each row of Table 5 shows all the possible ways of configuring each pin, via alternate functions. The default function assigned to each pin after reset is the ALTO function.

MPC5604P devices provide four main I/O pad types, depending on the associated functions:

- Slow pads are the most common, providing a compromise between transition time and low electromagnetic emission.
- *Medium pads* provide fast enough transition for serial communication channels with controlled current to reduce electromagnetic emission.
- Fast pads provide maximum speed. They are used for improved NEXUS debugging capability.
- Symmetric pads are designed to meet FlexRay requirements.

Medium and Fast pads can use slow configuration to reduce electromagnetic emission, at the cost of reducing AC performance. For more information, see the data sheet's "Pad AC Specifications" section.

- ² Alternate functions are chosen by setting the values of the PCR[PA] bitfields inside the SIU module. PCR[PA] = 00 → ALT0; PCR[PA] = 01 → ALT1; PCR[PA] = 10 → ALT2; PCR[PA] = 11 → ALT3. This is intended to select the output functions; to use one of the input-only functions, the PCR[IBE] bit must be written to '1', regardless of the values selected in the PCR[PA] bitfields. For this reason, the value corresponding to an input only function is reported as "—".
- ³ Module included on the MCU.
- ⁴ Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMI[PADSEL*x*] bitfields inside the SIUL module.
- ⁵ Programmable via the SRC (Slew Rate Control) bits in the respective Pad Configuration Register.
- ⁶ Weak pull down during reset.

Figure 6 shows the constraints of the different power supplies.




Figure 6. Power supplies constraints (3.0 V \leq V_{DD_HV_IOx} \leq 5.5 V)

The MPC5604P supply architecture allows the ADC supply to be managed independently from the standard V_{DD_HV} supply. Figure 7 shows the constraints of the ADC power supply.




Figure 7. Independent ADC supply (3.0 V \leq V_{DD_HV_REG} \leq 5.5 V)

MPC5604P Microcontroller Data Sheet, Rev. 8

- ³ Code fetched from RAM, PLL_0: 64 MHz system clock (x4 multiplier with 16 MHz XTAL), PLL_1 is ON at PHI_div2 = 120 MHz and PHI_div3 = 80 MHz, auxiliary clock sources set that all peripherals receive maximum frequency, all peripherals enabled.
- ⁴ Halt mode configurations: code fetched from RAM, code and data flash memories in low power mode, OSC/PLL_0/PLL_1 are OFF, core clock frozen, all peripherals are disabled.
- ⁵ STOP "P" mode Device Under Test (DUT) configuration: code fetched from RAM, code and data flash memories OFF, OSC/PLL_0/PLL_1 are OFF, core clock frozen, all peripherals are disabled.

3.10.3 DC electrical characteristics (3.3 V)

Table 21 gives the DC electrical characteristics at 3.3 V (3.0 V < V_{DD_HV_IOx} < 3.6 V, NVUSRO[PAD3V5V] = 1); see Figure 13.

Symbol	Symbol C	Parameter	Conditions	Value		
Зушрог	C	Parameter	Conditions	Min	Max	Unit
V _{IL}	D	Low level input voltage		-0.1 ²	_	V
	Ρ			_	0.35 V _{DD_HV_IOx}	V
V _{IH}	Ρ	High level input voltage	—	0.65 V _{DD_HV_IOx}	—	V
	D		_	_	$V_{DD_HV_IOx} + 0.1^2$	V
V _{HYS}	Т	Schmitt trigger hysteresis	—	0.1 V _{DD_HV_IOx}	—	V
V _{OL_S}	Ρ	Slow, low level output voltage	I _{OL} = 1.5 mA	_	0.5	V
V _{OH_S}	Ρ	Slow, high level output voltage	I _{OH} = –1.5 mA	$V_{DD_HV_IOx} - 0.8$	_	V
V _{OL_M}	Ρ	Medium, low level output voltage	I _{OL} = 2 mA	_	0.5	V
V _{OH_M}	Ρ	Medium, high level output voltage	I _{OH} = –2 mA	$V_{DD_HV_IOx} - 0.8$	_	V
V _{OL_F}	Ρ	Fast, low level output voltage	I _{OL} = 1.5 mA	_	0.5	V
V _{OH_F}	Ρ	Fast, high level output voltage	I _{OH} = –1.5 mA	$V_{DD_HV_IOx} - 0.8$	—	V
V _{OL_SYM}	Ρ	Symmetric, low level output voltage	I _{OL} = 1.5 mA	_	0.5	V
V _{OH_SYM}	Ρ	Symmetric, high level output voltage	I _{OH} = –1.5 mA	$V_{DD_HV_IOx} - 0.8$	—	V
I _{PU}	Ρ	Equivalent pull-up current	$V_{IN} = V_{IL}$	–130	—	μA
			V _{IN} = V _{IH}	_	-10	
I _{PD}	Ρ	Equivalent pull-down current	$V_{IN} = V_{IL}$	10	_	μA
			V _{IN} = V _{IH}	_	130	
IIL	Ρ	Input leakage current (all bidirectional ports)	T _A = -40 to 125 °C		1	μA
IIL	Ρ	Input leakage current (all ADC input-only ports)	T _A = -40 to 125 °C		0.5	μA
C _{IN}	D	Input capacitance	—	—	10	pF
1	П	RESET, equivalent pull-up current	V _{IN} = V _{IL}	–130	—	μA
I _{PU}	U		V _{IN} = V _{IH}	—	-10	μΑ

Table 21. DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1)¹

¹ These specifications are design targets and subject to change per device characterization.




Figure 13. Input DC electrical characteristics definition

3.10.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in Table 23.

Package	Supply segment						
T ackage	1	2	3	4	5	6	7
144 LQFP	pin8 – pin20	pin23 – pin38	pin39 – pin55	pin58 – pin68	pin73 – pin89	pin92 – pin125	pin128 – pin5
100 LQFP	pin15 – pin26	pin27 – pin38	pin41 – pin46	pin51 – pin61	pin64 – pin86	pin89 – pin10	_

Table 24 provides the weight of concurrent switching I/Os.

In order to ensure device functionality, the sum of the weight of concurrent switching I/Os on a single segment should remain below 100%.

Table 24. I/O weight

Pad	144 LQFP		100 LQFP	
	Weight 5V	Weight 3.3V	Weight 5V	Weight 3.3V
NMI	1%	1%	1%	1%
PAD[6]	6%	5%	14%	13%
PAD[49]	5%	4%	14%	12%
PAD[84]	14%	10%	—	—
PAD[85]	9%	7%	—	—

Ded	144	LQFP	100 LQFP		
Pad	Weight 5V	Weight 3.3V	Weight 5V	Weight 3.3V	
PAD[86]	9%	6%	_	_	
MODO[0]	12%	8%	_		
PAD[7]	4%	4%	11%	10%	
PAD[36]	5%	4%	11%	9%	
PAD[8]	5%	4%	10%	9%	
PAD[37]	5%	4%	10%	9%	
PAD[5]	5%	4%	9%	8%	
PAD[39]	5%	4%	9%	8%	
PAD[35]	5%	4%	8%	7%	
PAD[87]	12%	9%	—	—	
PAD[88]	9%	6%	_		
PAD[89]	10%	7%	_		
PAD[90]	15%	11%	_		
PAD[91]	6%	5%	_	_	
PAD[57]	8%	7%	8%	7%	
PAD[56]	13%	11%	13%	11%	
PAD[53]	14%	12%	14%	12%	
PAD[54]	15%	13%	15%	13%	
PAD[55]	25%	22%	25%	22%	
PAD[96]	27%	24%	_	_	
PAD[65]	1%	1%	1%	1%	
PAD[67]	1%	1%	_	_	
PAD[33]	1%	1%	1%	1%	
PAD[68]	1%	1%	_	_	
PAD[23]	1%	1%	1%	1%	
PAD[69]	1%	1%	_		
PAD[34]	1%	1%	1%	1%	
PAD[70]	1%	1%	_	_	
PAD[24]	1%	1%	1%	1%	
PAD[71]	1%	1%	—	—	
PAD[66]	1%	1%	1%	1%	
PAD[25]	1%	1%	1%	1%	
PAD[26]	1%	1%	1%	1%	

Table 24. I/O weight (continued)

Pad	144	LQFP	100 LQFP		
Pad	Weight 5V	Weight 3.3V	Weight 5V	Weight 3.3V	
PAD[27]	1%	1%	1%	1%	
PAD[28]	1%	1%	1%	1%	
PAD[63]	1%	1%	1%	1%	
PAD[72]	1%	1%	_	_	
PAD[29]	1%	1%	1%	1%	
PAD[73]	1%	1%	_	_	
PAD[31]	1%	1%	1%	1%	
PAD[74]	1%	1%	_	_	
PAD[30]	1%	1%	1%	1%	
PAD[75]	1%	1%	_		
PAD[32]	1%	1%	1%	1%	
PAD[76]	1%	1%	_	_	
PAD[64]	1%	1%	1%	1%	
PAD[0]	23%	20%	23%	20%	
PAD[1]	21%	18%	21%	18%	
PAD[107]	20%	17%	_		
PAD[58]	19%	16%	19%	16%	
PAD[106]	18%	16%	_		
PAD[59]	17%	15%	17%	15%	
PAD[105]	16%	14%	_	_	
PAD[43]	15%	13%	15%	13%	
PAD[104]	14%	13%	_		
PAD[44]	13%	12%	13%	12%	
PAD[103]	12%	11%	—		
PAD[2]	11%	10%	11%	10%	
PAD[101]	11%	9%	_	_	
PAD[21]	10%	8%	10%	8%	
TMS	1%	1%	1%	1%	
TCK	1%	1%	1%	1%	
PAD[20]	16%	11%	16%	11%	
PAD[3]	4%	3%	4%	3%	
PAD[61]	9%	8%	9%	8%	
PAD[102]	11%	10%	_	—	

Table 24. I/O weight (continued)

Pad	144	LQFP	100 LQFP		
Pad	Weight 5V	Weight 3.3V	Weight 5V	Weight 3.3V	
PAD[60]	11%	10%	11%	10%	
PAD[100]	12%	10%	—		
PAD[45]	12%	10%	12%	10%	
PAD[98]	12%	11%	_		
PAD[46]	12%	11%	12%	11%	
PAD[99]	13%	11%	_	_	
PAD[62]	13%	11%	13%	11%	
PAD[92]	13%	12%			
VPP_TEST	1%	1%	1%	1%	
PAD[4]	14%	12%	14%	12%	
PAD[16]	13%	12%	13%	12%	
PAD[17]	13%	11%	13%	11%	
PAD[42]	13%	11%	13%	11%	
PAD[93]	12%	11%	_		
PAD[95]	12%	11%	_		
PAD[18]	12%	10%	12%	10%	
PAD[94]	11%	10%	_		
PAD[19]	11%	10%	11%	10%	
PAD[77]	10%	9%	_	_	
PAD[10]	10%	9%	10%	9%	
PAD[78]	9%	8%			
PAD[11]	9%	8%	9%	8%	
PAD[79]	8%	7%	—	_	
PAD[12]	7%	7%	7%	7%	
PAD[41]	7%	6%	7%	6%	
PAD[47]	5%	4%	5%	4%	
PAD[48]	4%	4%	4%	4%	
PAD[51]	4%	4%	4%	4%	
PAD[52]	5%	4%	5%	4%	
PAD[40]	5%	5%	6%	5%	
PAD[80]	9%	8%	—		
PAD[9]	10%	9%	11%	10%	
PAD[81]	10%	9%	_		

Table 24. I/O weight (continued)

Symbol	с	Parameter		Conditions ¹	Value		Unit
Cymbol	ľ			Conditions	Min	Max	onit
C _{JITTER}	Т	CLKOUT period jitter ^{6,7,8,9}	Short-term jitter ¹⁰	f _{SYS} maximum	-4	4	% f _{CLKOUT}
		Jitter	Long-term jitter (avg. over 2 ms interval)	f _{PLLIN} = 16 MHz (resonator), f _{PLLCLK} at 64 MHz, 4,000 cycles	_	10	ns
t _{ipii}	D	PLL lock time ^{11, 12}	•	—	_	200	μs
t _{dc}	D	Duty cycle of reference	ce	—	40	60	%
f _{LCK}	D	Frequency LOCK ran	ge	—	-6	6	% f _{SYS}
f _{UL}	D	Frequency un-LOCK	range	—	-18	18	% f _{SYS}
f _{CS}	D	Modulation depth		Center spread	±0.25	±4.0 ¹³	% f _{SYS}
f _{DS}				Down spread	-0.5	-8.0	
f _{MOD}	D	Modulation frequency	,14	—		70	kHz

Table 29. FMPLL electrical characteristics (continued)

¹ V_{DD LV CORx} = 1.2 V ±10%; V_{SS} = 0 V; T_A = -40 to 125 °C, unless otherwise specified

² Considering operation with PLL not bypassed

³ "Loss of Reference Frequency" window is the reference frequency range outside of which the PLL is in self-clocked mode.

⁴ Self-clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls outside the f_{LOR} window.

⁵ f_{VCO} self clock range is 20–150 MHz. f_{SCM} represents f_{SYS} after PLL output divider (ERFD) of 2 through 16 in enhanced mode.

⁶ This value is determined by the crystal manufacturer and board design.

⁷ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{SYS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDPLL} and V_{SSPLL} and variation in crystal oscillator frequency increase the C_{JITTER} percentage for a given interval.

⁸ Proper PC board layout procedures must be followed to achieve specifications.

⁹ Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of C_{JITTER} and either f_{CS} or f_{DS} (depending on whether center spread or down spread modulation is enabled).

¹⁰ Short term jitter is measured on the clock rising edge at cycle n and cycle n+4.

¹¹ This value is determined by the crystal manufacturer and board design. For 4 MHz to 20 MHz crystals specified for this PLL, load capacitors should not exceed these limits.

¹² This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).

 13 This value is true when operating at frequencies above 60 MHz, otherwise f_{CS} is 2% (above 64 MHz).

¹⁴ Modulation depth will be attenuated from depth setting when operating at modulation frequencies above 50 kHz.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: C_S and C_{P2} being substantially two switched capacitances, with a frequency equal to the ADC conversion rate, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz, with C_S+C_{P2} equal to 3 pF, a resistance of 330 k Ω is obtained ($R_{EQ} = 1 / (fc \times (C_S+C_{P2}))$), where fc represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on C_S+C_{P2}) and the sum of $R_S + R_F$, the external circuit must be designed to respect the Equation 4:

$$V_A \bullet \frac{R_S + R_F}{R_{EQ}} < \frac{1}{2}LSB$$

Equation 4 generates a constraint for external network design, in particular on resistive path.




Figure 15. Input equivalent circuit

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances C_{F_2} , C_{P1} and C_{P2} are initially charged at the source voltage V_A (refer to the equivalent circuit reported in Figure 15): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch closed).

No.	Symbol		с	Parameter		Unit		
NO.					Min	Тур	Мах	onit
6	t _{NTDIS}	CC	D	TDI data setup time	6	—	_	ns
	t _{NTMSS}	CC	D	TMS data setup time	6	_	_	ns
7	t _{NTDIH}	CC	D	TDI data hold time	10	—	_	ns
	t _{NTMSH}	CC	D	TMS data hold time	10	_	_	ns
8	t _{TDOV}	СС	D	TCK low to TDO data valid	—	_	35	ns
9	t _{TDOI}	CC	D	TCK low to TDO data invalid	6	_	_	ns

Table 38. Nexus debug port timing¹ (continued)

¹ All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal.
 ² MDO, MSEO, and EVTO data is held valid until next MCKO low cycle.

³ Lower frequency is required to be fully compliant to standard.




Figure 24. Nexus output timing




Figure 25. Nexus event trigger and test clock timings

³ N = ISR time to clear the flag




Figure 27. External interrupt timing

3.17.5 DSPI timing

Table	40.	DSPI	timing ¹

No.	Sum	umbol		Symbol		Symbol		Parameter	Conditions	Va	lue	Unit
NO.	Synn	101	С	Falameter	Conditions	Min	Max	Unit				
1	t _{SCK}	CC	D	DSPI cycle time	Master (MTFE = 0)	60	—	ns				
					Slave (MTFE = 0)	60	—					
2	t _{CSC}	CC	D	CS to SCK delay	_	16	—	ns				
3	t _{ASC}	CC	D	After SCK delay	—	26	—	ns				
4	t _{SDC}	CC	D	SCK duty cycle	_	0.4 * t _{SCK}	0.6 * t _{SCK}	ns				
5	t _A	CC	D	Slave access time	SS active to SOUT valid	—	30	ns				
6	t _{DIS}	СС	D	Slave SOUT disable time	SS inactive to SOUT high impedance or invalid	—	16	ns				
7	t _{PCSC}	CC	D	PCSx to PCSS time	_	13	—	ns				
8	t _{PASC}	CC	D	PCSS to PCSx time	—	13	—	ns				
9	t _{SUI}	CC	D	Data setup time for inputs	Master (MTFE = 0)	35	—	ns				
					Slave	4	—					
					Master (MTFE = 1, CPHA = 0)	35	—					
					Master (MTFE = 1, CPHA = 1)	35	—	1				
10	t _{HI}	CC	D	Data hold time for inputs	Master (MTFE = 0)	-5	—	ns				
					Slave	4	—					
					Master (MTFE = 1, CPHA = 0)	11	—					
					Master (MTFE = 1, CPHA = 1)	-5	—	1				




Figure 35. DSPI modified transfer format timing – Slave, CPHA = 1




Figure 36. DSPI PCS strobe (PCSS) timing

Table 42. F	Revision	history	(continued)
-------------	----------	---------	-------------

Revision	Date	Substantive changes
Rev. 7		 Formatting and editorial changes throughout Removed all content referencing Junction Temperature Sensor Section 1, "Introduction: changed title (was: Overview); reorganized contents MPC5604P device comparison: ADC feature: changed "16 channels" to "15-channel"; added footnote to to indicate that four channels are shared between the two ADCs removed MPC5602P column indicated that data flash memory is an optional feature changed "dual channel" to "selectable single or dual channel support" in FlexRay footnote updated "eTimer" feature updated footnote relative to "Digital power supply" feature Updated MPC5604P block diagram Added APC5604P series block summary Added Section 1.5, "Feature details Section 2.1, "Package pinouts: removed alternate functions from pinout diagrams Supply pins: updated descriptions of power supply pins (1.2 V) System pins: updated table Pin muxing: added rows "B[4]" and "B[5] Section 3.3, "Absolute maximum ratings: added voltage specifications to titles of Figure 4 and Figure 5; in Table 7, changed row "V_{SS-HV} / Digital Ground" to "V_{SS} / Device Ground"; updated symbols Section 3.4, "Recommended operating conditions: added voltage specifications to titles of Figure 7
		Updated Section 3.6, "Electromagnetic interference (EMI) characteristics Section 3.8.1, "Voltage regulator electrical characteristics: amended titles of Table 15 and Table 17
		Voltage regulator electrical characteristics (configuration without resistor on base) and Voltage regulator electrical characteristics (configuration with resistor on base): updated symbol and values for V _{DD_LV_REGCOR} Low voltage monitor electrical characteristics: Updated V _{MLVDDOK_H} max value—was 1.15 V; is 1.145 V
		Section 3.10, "DC electrical characteristics: reorganized contents Updated Section 3.10.1, "NVUSRO register (includes adding "NVUSRO[OSCILLATOR_MARGIN] field description" table Supply current (5.0 V, NVUSRO[PAD3V5V] = 0): updated symbols

Revision	Date	Substantive changes
Rev. 7 (cont'd)	07-Apr-2011	 Corrected parameter descriptions in DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1): V_{OL_F}—was "Fast, high level output voltage"; is "Fast, low level output voltage" V_{OL_SYM}—was "Symmetric, high level output voltage"; is "Symmetric, low level output voltage" Supply current (3.3 V, NVUSRO[PAD3V5V] = 1): updated symbols Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0): replaced instances of EXTAL with XTAL Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1): replaced instances of EXTAL with XTAL FMPLL electrical characteristics: replaced "PLLMRFM" with "FMPLL" in table title; updated conditions; removed f_{sys} row; updated f_{FMPLLOUT} min value ADC conversion characteristics: updated symbols; added row t_{ADC_PU} Flash memory read access timing: added footnote to "Conditions" column Section 3.16.1, "Pad AC specifications: added Pad output delay diagram In the range of figures "DSPI Classic SPI Timing — Master, CPHA = 0" to "DSPI PCS Strobe (PCSS) Timing": added note Removed Orderable Part Number Summary table Updated "Commercial product code structure" figure Table A-1: Added abbreviations "DUT", "NPN", and "RBW"