



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, FlexRay, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	68
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	40K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 30x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5604pgf0mll6

Table of Contents

1	Introduction	3	2.2.3	Pin muxing	24
1.1	Document overview	3	3	Electrical characteristics	38
1.2	Description	3	3.1	Introduction	38
1.3	Device comparison	3	3.2	Parameter classification	38
1.4	Block diagram	4	3.3	Absolute maximum ratings	39
1.5	Feature details	7	3.4	Recommended operating conditions	42
1.5.1	High performance e200z0 core processor	7	3.5	Thermal characteristics	46
1.5.2	Crossbar switch (XBAR)	8	3.5.1	Package thermal characteristics	46
1.5.3	Enhanced direct memory access (eDMA)	8	3.5.2	General notes for specifications at maximum junction temperature	47
1.5.4	Flash memory	8	3.6	Electromagnetic interference (EMI) characteristics	48
1.5.5	Static random access memory (SRAM)	9	3.7	Electrostatic discharge (ESD) characteristics	48
1.5.6	Interrupt controller (INTC)	9	3.8	Power management electrical characteristics	49
1.5.7	System status and configuration module (SSCM)	10	3.8.1	Voltage regulator electrical characteristics	49
1.5.8	System clocks and clock generation	10	3.8.2	Voltage monitor electrical characteristics	52
1.5.9	Frequency-modulated phase-locked loop (FMPLL)	10	3.9	Power up/down sequencing	53
1.5.10	Main oscillator	11	3.10	DC electrical characteristics	55
1.5.11	Internal RC oscillator	11	3.10.1	NVUSRO register	55
1.5.12	Periodic interrupt timer (PIT)	11	3.10.2	DC electrical characteristics (5 V)	55
1.5.13	System timer module (STM)	11	3.10.3	DC electrical characteristics (3.3 V)	57
1.5.14	Software watchdog timer (SWT)	11	3.10.4	Input DC electrical characteristics definition	58
1.5.15	Fault collection unit (FCU)	12	3.10.5	I/O pad current specification	59
1.5.16	System integration unit – Lite (SIUL)	12	3.11	Main oscillator electrical characteristics	64
1.5.17	Boot and censorship	12	3.12	FMPLL electrical characteristics	65
1.5.18	Error correction status module (ECSM)	13	3.13	16 MHz RC oscillator electrical characteristics	67
1.5.19	Peripheral bridge (PBRIDGE)	13	3.14	Analog-to-digital converter (ADC) electrical characteristics	67
1.5.20	Controller area network (FlexCAN)	13	3.14.1	Input impedance and ADC accuracy	68
1.5.21	Safety port (FlexCAN)	14	3.14.2	ADC conversion characteristics	72
1.5.22	FlexRay	14	3.15	Flash memory electrical characteristics	74
1.5.23	Serial communication interface module (LINFlex)	15	3.16	AC specifications	75
1.5.24	Deserial serial peripheral interface (DSPI)	15	3.16.1	Pad AC specifications	75
1.5.25	Pulse width modulator (FlexPWM)	16	3.17	AC timing characteristics	76
1.5.26	eTimer	16	3.17.1	RESET pin characteristics	76
1.5.27	Analog-to-digital converter (ADC) module	17	3.17.2	IEEE 1149.1 interface timing	78
1.5.28	Cross triggering unit (CTU)	18	3.17.3	Nexus timing	81
1.5.29	Nexus development interface (NDI)	18	3.17.4	External interrupt timing (IRQ pin)	83
1.5.30	Cyclic redundancy check (CRC)	19	3.17.5	DSPI timing	84
1.5.31	IEEE 1149.1 JTAG controller	19	4	Package characteristics	90
1.5.32	On-chip voltage regulator (VREG)	19	4.1	Package mechanical data	90
2	Package pinouts and signal descriptions	20	4.1.1	144 LQFP mechanical outline drawing	90
2.1	Package pinouts	20	4.1.2	100 LQFP mechanical outline drawing	92
2.2	Pin description	21	5	Ordering information	96
2.2.1	Power supply and reference voltage pins	21		Appendix A Abbreviations	97
2.2.2	System pins	23	6	Document revision history	98

1 Introduction

1.1 Document overview

This document provides electrical specifications, pin assignments, and package diagrams for the MPC5603P/4P series of microcontroller units (MCUs). It also describes the device features and highlights important electrical and physical characteristics. For functional characteristics, refer to the device reference manual.

1.2 Description

This 32-bit system-on-chip (SoC) automotive microcontroller family is the latest achievement in integrated automotive application controllers. It belongs to an expanding range of automotive-focused products designed to address chassis applications—specifically, electrical hydraulic power steering (EHPS) and electric power steering (EPS)—as well as airbag applications.

This family is one of a series of next-generation integrated automotive microcontrollers based on the Power Architecture technology.

The advanced and cost-efficient host processor core of this automotive controller family complies with the Power Architecture embedded category. It operates at speeds of up to 64 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.

1.3 Device comparison

[Table 1](#) provides a summary of different members of the MPC5604P family and their features to enable a comparison among the family members and an understanding of the range of functionality offered within this family.

Table 1. MPC5604P device comparison

Feature	MPC5603P	MPC5604P
Code flash memory (with ECC)	384 KB	512 KB
Data flash memory / EE option (with ECC)	64 KB (optional feature)	
SRAM (with ECC)	36 KB	40 KB
Processor core	32-bit e200z0h	
Instruction set	VLE (variable length encoding)	
CPU performance	0–64 MHz	
FMPLL (frequency-modulated phase-locked loop) module	2	
INTC (interrupt controller) channels	147	
PIT (periodic interrupt timer)	1 (includes four 32-bit timers)	
eDMA (enhanced direct memory access) channels	16	
FlexRay ¹	Optional feature	
FlexCAN (controller area network)	2 ^{2,3}	
Safety port	Yes (via second FlexCAN module)	
FCU (fault collection unit)	Yes	
CTU (cross triggering unit)	Yes	

Table 2. MPC5604P series block summary

Block	Function
Analog-to-digital converter (ADC)	Multi-channel, 10-bit analog-to-digital converter
Boot assist module (BAM)	Block of read-only memory containing VLE code which is executed according to the boot mode of the device
Clock generation module (MC_CGM)	Provides logic and control required for the generation of system and peripheral clocks
Controller area network (FlexCAN)	Supports the standard CAN communications protocol
Cross triggering unit (CTU)	Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
Crossbar switch (XBAR)	Supports simultaneous connections between two master ports and three slave ports; supports a 32-bit address bus width and a 32-bit data bus width
Cyclic redundancy check (CRC)	CRC checksum generator
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices
Enhanced direct memory access (eDMA)	Performs complex data transfers with minimal intervention from a host processor via “n” programmable channels
Enhanced timer (eTimer)	Provides enhanced programmable up/down modulo counting
Error correction status module (ECSM)	Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes
External oscillator (XOSC)	Provides an output clock used as input reference for FMPLL_0 or as reference clock for specific modules depending on system needs
Fault collection unit (FCU)	Provides functional safety to the device
Flash memory	Provides non-volatile storage for program code, constants and variables
Frequency-modulated phase-locked loop (FMPLL)	Generates high-speed system clocks and supports programmable frequency modulation
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests
JTAG controller	Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode
LINFlex controller	Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with minimum load on CPU
Mode entry module (MC_ME)	Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications
Periodic interrupt timer (PIT)	Produces periodic interrupts and triggers
Peripheral bridge (PBRIDGE)	Interface between the system bus and on-chip peripherals
Power control unit (MC_PCU)	Reduces the overall power consumption by disconnecting parts of the device from the power supply via a power switching device; device components are grouped into sections called “power domains” which are controlled by the PCU

Table 2. MPC5604P series block summary (continued)

Block	Function
Pulse width modulator (FlexPWM)	Contains four PWM submodules, each of which is capable of controlling a single half-bridge power stage and two fault input channels
Reset generation module (MC_RGM)	Centralizes reset sources and manages the device reset sequence of the device
Static random-access memory (SRAM)	Provides storage for program code, constants, and variables
System integration unit lite (SIUL)	Provides control over all the electrical pad controls and up to 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration
System status and configuration module (SSCM)	Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable
System timer module (STM)	Provides a set of output compare events to support AUTOSAR ¹ and operating system tasks
System watchdog timer (SWT)	Provides protection from runaway code
Wakeup unit (WKPU)	Supports up to 18 external sources that can generate interrupts or wakeup events, 1 of which can cause non-maskable interrupt requests or wakeup events

¹ AUTOSAR: AUTomotive Open System ARchitecture (see <http://www.autosar.org>)

1.5 Feature details

1.5.1 High performance e200z0 core processor

The e200z0 Power Architecture core provides the following features:

- High performance e200z0 core processor for managing peripherals and interrupts
- Single issue 4-stage pipeline in-order execution 32-bit Power Architecture CPU
- Harvard architecture
- Variable length encoding (VLE), allowing mixed 16-bit and 32-bit instructions
 - Results in smaller code size footprint
 - Minimizes impact on performance
- Branch processing acceleration using lookahead instruction buffer
- Load/store unit
 - 1 cycle load latency
 - Misaligned access support
 - No load-to-use pipeline bubbles
- Thirty-two 32-bit general purpose registers (GPRs)
- Separate instruction bus and load/store bus Harvard architecture
- Hardware vectored interrupt support
- Reservation instructions for implementing read-modify-write constructs
- Long cycle time instructions, except for guarded loads, do not increase interrupt latency
- Extensive system development support through Nexus debug port
- Non-maskable interrupt support

Table 5. Pin muxing

Port pin	Pad configuration register (PCR)	Alternate function ^{1,2}	Functions	Peripheral ³	I/O direction ⁴	Pad speed ⁵		Pin No.	
						SRC = 0	SRC = 1	100-pin	144-pin
Port A (16-bit)									
A[0]	PCR[0]	ALT0 ALT1 ALT2 ALT3 —	GPIO[0] ETC[0] SCK F[0] EIRQ[0]	SIUL eTimer_0 DSPI_2 FCU_0 SIUL	I/O I/O O O I	Slow	Medium	51	73
A[1]	PCR[1]	ALT0 ALT1 ALT2 ALT3 —	GPIO[1] ETC[1] SOUT F[1] EIRQ[1]	SIUL eTimer_0 DSPI_2 FCU_0 SIUL	I/O I/O O O I	Slow	Medium	52	74
A[2] ⁶	PCR[2]	ALT0 ALT1 ALT2 ALT3 — — —	GPIO[2] ETC[2] — A[3] SIN ABS[0] EIRQ[2]	SIUL eTimer_0 — FlexPWM_0 DSPI_2 MC_RGM SIUL	I/O I/O — O I I I	Slow	Medium	57	84
A[3] ⁶	PCR[3]	ALT0 ALT1 ALT2 ALT3 — —	GPIO[3] ETC[3] CS0 B[3] ABS[2] EIRQ[3]	SIUL eTimer_0 DSPI_2 FlexPWM_0 MC_RGM SIUL	I/O I/O I/O O I I	Slow	Medium	64	92
A[4] ⁶	PCR[4]	ALT0 ALT1 ALT2 ALT3 — —	GPIO[4] ETC[0] CS1 ETC[4] FAB EIRQ[4]	SIUL eTimer_1 DSPI_2 eTimer_0 MC_RGM SIUL	I/O I/O O I/O I I	Slow	Medium	75	108
A[5]	PCR[5]	ALT0 ALT1 ALT2 ALT3 —	GPIO[5] CS0 ETC[5] CS7 EIRQ[5]	SIUL DSPI_1 eTimer_1 DSPI_0 SIUL	I/O I/O I/O O I	Slow	Medium	8	14
A[6]	PCR[6]	ALT0 ALT1 ALT2 ALT3 —	GPIO[6] SCK — — EIRQ[6]	SIUL DSPI_1 — — SIUL	I/O I/O — — I	Slow	Medium	2	2
A[7]	PCR[7]	ALT0 ALT1 ALT2 ALT3 —	GPIO[7] SOUT — — EIRQ[7]	SIUL DSPI_1 — — SIUL	I/O O — — I	Slow	Medium	4	10

Table 5. Pin muxing (continued)

Port pin	Pad configuration register (PCR)	Alternate function ^{1,2}	Functions	Peripheral ³	I/O direction ⁴	Pad speed ⁵		Pin No.	
						SRC = 0	SRC = 1	100-pin	144-pin
Port B (16-bit)									
B[0]	PCR[16]	ALT0 ALT1 ALT2 ALT3 —	GPIO[16] TXD ETC[2] DEBUG[0] EIRQ[15]	SIUL FlexCAN_0 eTimer_1 SSCM SIUL	I/O O I/O — I	Slow	Medium	76	109
B[1]	PCR[17]	ALT0 ALT1 ALT2 ALT3 — —	GPIO[17] — ETC[3] DEBUG[1] RXD EIRQ[16]	SIUL — eTimer_1 SSCM FlexCAN_0 SIUL	I/O — I/O — I I	Slow	Medium	77	110
B[2]	PCR[18]	ALT0 ALT1 ALT2 ALT3 —	GPIO[18] TXD — DEBUG[2] EIRQ[17]	SIUL LIN_0 — SSCM SIUL	I/O O — — I	Slow	Medium	79	114
B[3]	PCR[19]	ALT0 ALT1 ALT2 ALT3 —	GPIO[19] — — DEBUG[3] RXD	SIUL — — SSCM LIN_0	I/O — — — I	Slow	Medium	80	116
B[6]	PCR[22]	ALT0 ALT1 ALT2 ALT3 —	GPIO[22] CLKOUT CS2 — EIRQ[18]	SIUL MC_CGL DSPI_2 — SIUL	I/O O O — I	Slow	Medium	96	138
B[7]	PCR[23]	ALT0 ALT1 ALT2 ALT3 — —	GPIO[23] — — — AN[0] RXD	SIUL — — — ADC_0 LIN_0	Input only	—	—	29	43
B[8]	PCR[24]	ALT0 ALT1 ALT2 ALT3 — —	GPIO[24] — — — AN[1] ETC[5]	SIUL — — — ADC_0 eTimer_0	Input only	—	—	31	47
B[9]	PCR[25]	ALT0 ALT1 ALT2 ALT3 —	GPIO[25] — — — AN[11]	SIUL — — — ADC_0 / ADC_1	Input only	—	—	35	52

Table 5. Pin muxing (continued)

Port pin	Pad configuration register (PCR)	Alternate function ^{1,2}	Functions	Peripheral ³	I/O direction ⁴	Pad speed ⁵		Pin No.	
						SRC = 0	SRC = 1	100-pin	144-pin
B[10]	PCR[26]	ALT0 ALT1 ALT2 ALT3 —	GPIO[26] — — — AN[12]	SIUL — — — ADC_0 / ADC_1	Input only	—	—	36	53
B[11]	PCR[27]	ALT0 ALT1 ALT2 ALT3 —	GPIO[27] — — — AN[13]	SIUL — — — ADC_0 / ADC_1	Input only	—	—	37	54
B[12]	PCR[28]	ALT0 ALT1 ALT2 ALT3 —	GPIO[28] — — — AN[14]	SIUL — — — ADC_0 / ADC_1	Input only	—	—	38	55
B[13]	PCR[29]	ALT0 ALT1 ALT2 ALT3 — —	GPIO[29] — — — AN[0] RXD	SIUL — — — ADC_1 LIN_1	Input only	—	—	42	60
B[14]	PCR[30]	ALT0 ALT1 ALT2 ALT3 — — —	GPIO[30] — — — AN[1] ETC[4] EIRQ[19]	SIUL — — — ADC_1 eTimer_0 SIUL	Input only	—	—	44	64
B[15]	PCR[31]	ALT0 ALT1 ALT2 ALT3 — —	GPIO[31] — — — AN[2] EIRQ[20]	SIUL — — — ADC_1 SIUL	Input only	—	—	43	62
Port C (16-bit)									
C[0]	PCR[32]	ALT0 ALT1 ALT2 ALT3 —	GPIO[32] — — — AN[3]	SIUL — — — ADC_1	Input only	—	—	45	66
C[1]	PCR[33]	ALT0 ALT1 ALT2 ALT3 —	GPIO[33] — — — AN[2]	SIUL — — — ADC_0	Input only	—	—	28	41

3.3 Absolute maximum ratings

Table 7. Absolute maximum ratings¹

Symbol		Parameter	Conditions	Value		Unit
				Min	Max ²	
V _{SS}	SR	Device ground	—	0	0	V
V _{DD_HV_IOx} ³	SR	3.3 V / 5.0 V input/output supply voltage with respect to ground (V _{SS})	—	−0.3	6.0	V
V _{SS_HV_IOx}	SR	Input/output ground voltage with respect to ground (V _{SS})	—	−0.1	0.1	V
V _{DD_HV_FL}	SR	3.3 V / 5.0 V code and data flash supply voltage with respect to ground (V _{SS})	— Relative to V _{DD_HV_IOx}	−0.3	6.0 V _{DD_HV_IOx} + 0.3	V
V _{SS_HV_FL}	SR	Code and data flash ground with respect to ground (V _{SS})	—	−0.1	0.1	V
V _{DD_HV_OSC}	SR	3.3 V / 5.0 V crystal oscillator amplifier supply voltage with respect to ground (V _{SS})	— Relative to V _{DD_HV_IOx}	−0.3	6.0 V _{DD_HV_IOx} + 0.3	V
V _{SS_HV_OSC}	SR	3.3 V / 5.0 V crystal oscillator amplifier reference voltage with respect to ground (V _{SS})	—	−0.1	0.1	V
V _{DD_HV_REG}	SR	3.3 V / 5.0 V voltage regulator supply voltage with respect to ground (V _{SS})	— Relative to V _{DD_HV_IOx}	−0.3	6.0 V _{DD_HV_IOx} + 0.3	V
V _{DD_HV_ADC0} ⁴	SR	3.3 V / 5.0 V ADC_0 supply and high reference voltage with respect to ground (V _{SS})	V _{DD_HV_REG} < 2.7 V V _{DD_HV_REG} > 2.7 V	−0.3	V _{DD_HV_REG} + 0.3 6.0	V
V _{SS_HV_ADC0}	SR	ADC_0 ground and low reference voltage with respect to ground (V _{SS})	—	−0.1	0.1	V
V _{DD_HV_ADC1} ⁴	SR	3.3 V / 5.0 V ADC_0 supply and high reference voltage with respect to ground (V _{SS})	V _{DD_HV_REG} < 2.7 V V _{DD_HV_REG} > 2.7 V	−0.3	V _{DD_HV_REG} + 0.3 6.0	V
V _{SS_HV_ADC1}	SR	ADC_1 ground and low reference voltage with respect to ground (V _{SS})	—	−0.1	0.1	V
TV _{DD}	SR	Slope characteristics on all V _{DD} during power up ⁵ with respect to ground (V _{SS})	—	3.0	500 × 10 ³ (0.5 [V/μs])	V/s
V _{IN}	SR	Voltage on any pin with respect to ground (V _{SS_HV_IOx}) with respect to ground (V _{SS})	— Relative to V _{DD_HV_IOx}	−0.3	6.0 V _{DD_HV_IOx} + 0.3 ³	V




Figure 4. Power supplies constraints ($-0.3 \text{ V} \leq V_{DD_HV_IOx} \leq 6.0 \text{ V}$)

The MPC5604P supply architecture allows of having ADC supply managed independently from standard V_{DD_HV} supply. [Figure 5](#) shows the constraints of the ADC power supply.




Figure 5. Independent ADC supply ($-0.3 \text{ V} \leq V_{DD_HV_REG} \leq 6.0 \text{ V}$)

Table 9. Recommended operating conditions (3.3 V) (continued)

Symbol	Parameter	Conditions	Value		Unit
			Min	Max ¹	
$V_{SS_LV_REGCOR}^4$	SR	Internal reference voltage	—	0	V
$V_{DD_LV_CORx}^{4,5}$	CC	Internal supply voltage	—	—	V
$V_{SS_LV_CORx}^4$	SR	Internal reference voltage	—	0	V
T_A	SR	Ambient temperature under bias	—	–40	125 °C

¹ Parametric figures can be out of specification when voltage drops below 4.5 V, however, guaranteeing the full functionality. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed.

² The difference between each couple of voltage supplies must be less than 100 mV, $|V_{DD_HV_IOy} - V_{DD_HV_IOx}| < 100$ mV.

³ The difference between each couple of voltage supplies must be less than 100 mV, $|V_{DD_HV_ADC1} - V_{DD_HV_ADC0}| < 100$ mV. As long as that condition is met, ADC_0 and ADC_1 can be operated at 5 V with the rest of the device operating at 3.3 V.

⁴ To be connected to emitter of external NPN. Low voltage supplies are not under user control—they are produced by an on-chip voltage regulator—but for the device to function properly the low voltage grounds ($V_{SS_LV_xxx}$) must be shorted to high voltage grounds ($V_{SS_HV_xxx}$) and the low voltage supply pins ($V_{DD_LV_xxx}$) must be connected to the external ballast emitter.

⁵ The low voltage supplies ($V_{DD_LV_xxx}$) are not all independent.

$V_{DD_LV_COR1}$ and $V_{DD_LV_COR2}$ are shorted internally via double bonding connections with lines that provide the low voltage supply to the data flash module. Similarly, $V_{SS_LV_COR1}$ and $V_{SS_LV_COR2}$ are internally shorted.

$V_{DD_LV_REGCOR}$ and $V_{DD_LV_REGCORx}$ are physically shorted internally, as are $V_{SS_LV_REGCOR}$ and $V_{SS_LV_CORx}$.

- ⁵ Thermal characterization parameter indicating the temperature difference between the case and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JC.

3.5.2 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T_J , can be obtained from [Equation 1](#):

$$T_J = T_A + (R_{\theta JA} * P_D) \quad \text{Eqn. 1}$$

where:

- T_A = ambient temperature for the package (°C)
- $R_{\theta JA}$ = junction to ambient thermal resistance (°C/W)
- P_D = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed in [Equation 2](#) as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA} \quad \text{Eqn. 2}$$

where:

- $R_{\theta JA}$ = junction to ambient thermal resistance (°C/W)
- $R_{\theta JC}$ = junction to case thermal resistance (°C/W)
- $R_{\theta CA}$ = case to ambient thermal resistance (°C/W)

$R_{\theta JC}$ is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using [Equation 3](#):

$$T_J = T_T + (\Psi_{JT} * P_D) \quad \text{Eqn. 3}$$

where:

- T_T = thermocouple temperature on top of the package (°C)
- Ψ_{JT} = thermal characterization parameter (°C/W)
- P_D = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

References:

Table 14. Approved NPN ballast components (configuration with resistor on base)

Part	Manufacturer	Approved derivatives ¹
BCP68	ON Semi	BCP68
	NXP	BCP68-25
	Infineon	BCP68-25
BCX68	Infineon	BCX68-10;BCX68-16;BCX68-25
BC868	NXP	BC868
BC817	Infineon	BC817-16;BC817-25;BC817SU;
	NXP	BC817-16;BC817-25
BCP56	ST	BCP56-16
	Infineon	BCP56-10;BCP56-16
	ON Semi	BCP56-10
	NXP	BCP56-10;BCP56-16

¹ For automotive applications please check with the appropriate transistor vendor for automotive grade certification

Table 15. Voltage regulator electrical characteristics (configuration with resistor on base)

Symbol	C	P	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
V _{DD_LV_REGCOR}	CC	P	Output voltage under maximum load run supply current configuration	Post-trimming	1.15	—	1.32	V
R _B	SR	—	External resistance on bipolar junction transistor (BJT) base	—	18	—	22	kΩ
C _{DEC1}	SR	—	External decoupling/stability ceramic capacitor	BJT from Table 14. 3 capacitances (i.e. X7R or X8R capacitors) with nominal value of 10 μF	19.5	30	—	μF
				BJT BC817, one capacitance of 22 μF	14.3	22	—	μF

Table 24. I/O weight (continued)

Pad	144 LQFP		100 LQFP	
	Weight 5V	Weight 3.3V	Weight 5V	Weight 3.3V
PAD[86]	9%	6%	—	—
MODO[0]	12%	8%	—	—
PAD[7]	4%	4%	11%	10%
PAD[36]	5%	4%	11%	9%
PAD[8]	5%	4%	10%	9%
PAD[37]	5%	4%	10%	9%
PAD[5]	5%	4%	9%	8%
PAD[39]	5%	4%	9%	8%
PAD[35]	5%	4%	8%	7%
PAD[87]	12%	9%	—	—
PAD[88]	9%	6%	—	—
PAD[89]	10%	7%	—	—
PAD[90]	15%	11%	—	—
PAD[91]	6%	5%	—	—
PAD[57]	8%	7%	8%	7%
PAD[56]	13%	11%	13%	11%
PAD[53]	14%	12%	14%	12%
PAD[54]	15%	13%	15%	13%
PAD[55]	25%	22%	25%	22%
PAD[96]	27%	24%	—	—
PAD[65]	1%	1%	1%	1%
PAD[67]	1%	1%	—	—
PAD[33]	1%	1%	1%	1%
PAD[68]	1%	1%	—	—
PAD[23]	1%	1%	1%	1%
PAD[69]	1%	1%	—	—
PAD[34]	1%	1%	1%	1%
PAD[70]	1%	1%	—	—
PAD[24]	1%	1%	1%	1%
PAD[71]	1%	1%	—	—
PAD[66]	1%	1%	1%	1%
PAD[25]	1%	1%	1%	1%
PAD[26]	1%	1%	1%	1%

Table 24. I/O weight (continued)

Pad	144 LQFP		100 LQFP	
	Weight 5V	Weight 3.3V	Weight 5V	Weight 3.3V
PAD[13]	10%	9%	12%	11%
PAD[82]	10%	9%	—	—
PAD[22]	10%	9%	13%	12%
PAD[83]	10%	9%	—	—
PAD[50]	10%	9%	14%	12%
PAD[97]	10%	9%	—	—
PAD[38]	10%	9%	14%	13%
PAD[14]	9%	8%	14%	13%
PAD[15]	9%	8%	15%	13%

Table 25. I/O consumption

Symbol	C		Parameter	Conditions ¹		Value			Unit
						Min	Typ	Max	
I _{SWTSLW} ⁽²⁾	CC	D	Dynamic I/O current for SLOW configuration	C _L = 25 pF	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	—	20	mA
					V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	—	16	
I _{SWTMED} ⁽²⁾	CC	D	Dynamic I/O current for MEDIUM configuration	C _L = 25 pF	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	—	29	mA
					V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	—	17	
I _{SWTFST} ⁽²⁾	CC	D	Dynamic I/O current for FAST configuration	C _L = 25 pF	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	—	110	mA
					V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	—	50	
I _{RMSSLW}	CC	D	Root medium square I/O current for SLOW configuration	C _L = 25 pF, 2 MHz	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	—	2.3	mA
				C _L = 25 pF, 4 MHz		—	—	3.2	
				C _L = 100 pF, 2 MHz		—	—	6.6	
				C _L = 25 pF, 2 MHz	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	—	1.6	
				C _L = 25 pF, 4 MHz		—	—	2.3	
				C _L = 100 pF, 2 MHz		—	—	4.7	

3.13 16 MHz RC oscillator electrical characteristics

Table 30. 16 MHz RC oscillator electrical characteristics

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
f_{RC}	P	RC oscillator frequency	$T_A = 25\text{ }^{\circ}\text{C}$	—	16	—	MHz
Δ_{RCMVAR}	P	Fast internal RC oscillator variation over temperature and supply with respect to f_{RC} at $T_A = 25\text{ }^{\circ}\text{C}$ in high-frequency configuration	—	–5	—	5	%
$\Delta_{RCMTRIM}$	T	Post Trim Accuracy: The variation of the PTF ¹ from the 16 MHz	$T_A = 25\text{ }^{\circ}\text{C}$	–1	—	1	%
$\Delta_{RCMSTEP}$	T	Fast internal RC oscillator trimming step	$T_A = 25\text{ }^{\circ}\text{C}$	—	1.6	—	%

¹ PTF = Post Trimming Frequency: The frequency of the output clock after trimming at typical supply voltage and temperature

3.14 Analog-to-digital converter (ADC) electrical characteristics

The device provides a 10-bit successive approximation register (SAR) analog-to-digital converter.




Figure 22. JTAG test access port timing

Table 40. DSPI timing¹ (continued)

No.	Symbol		C	Parameter	Conditions	Value		Unit
						Min	Max	
11	t _{SU0}	CC	D	Data valid (after SCK edge)	Master (MTFE = 0)	—	12	ns
					Slave	—	36	
					Master (MTFE = 1, CPHA = 0)	—	12	
					Master (MTFE = 1, CPHA = 1)	—	12	
12	t _{HO}	CC	D	Data hold time for outputs	Master (MTFE = 0)	−2	—	ns
					Slave	6	—	
					Master (MTFE = 1, CPHA = 0)	6	—	
					Master (MTFE = 1, CPHA = 1)	−2	—	

¹ All timing is provided with 50 pF capacitance on output, 1 ns transition time on input signal.




Figure 28. DSPI classic SPI timing – Master, CPHA = 0




Figure 31. DSPI classic SPI timing – Slave, CPHA = 1




Figure 32. DSPI modified transfer format timing – Master, CPHA = 0




Figure 35. DSPI modified transfer format timing – Slave, CPHA = 1




Figure 36. DSPI PCS strobe (PCSS) timing



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.
ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED
DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS
ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.



MECHANICAL OUTLINES DICTIONARY

DO NOT SCALE THIS DRAWING

DOCUMENT NO: 98ASS23308W

PAGE: 983

REV: H



TITLE:
100 LEAD LQFP
14 X 14, 0.5 PITCH, 1.4 THICK

CASE NUMBER: 983-02

STANDARD: NON-JEDEC

PACKAGE CODE: 8264

SHEET: 2

Figure 40. 100 LQFP package mechanical drawing (part 2)