E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, FlexRay, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	68
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	40K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 30x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5604pqf1mll6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Feature	MPC5603P	MPC5604P			
eTimer		2 (16-bit, 6 channels)				
FlexPWM (puls	se-width modulation) channels	8 (capturing on >	K-channels)			
ADC (analog-to	o-digital converter)	2 (10-bit, 15-c	channel ⁴)			
LINFlex		2				
DSPI (deserial	serial peripheral interface)	4				
CRC (cyclic red	dundancy check) unit	Yes				
JTAG controlle	r	Yes				
Nexus port con	troller (NPC)	Yes (Level 2+)				
Supply	Digital power supply	3.3 V or 5 V single supply with external transistor				
	Analog power supply	3.3 V or 5 V				
	Internal RC oscillator	16 MHz				
	External crystal oscillator	4–40 MHz				
Packages		100 LQ 144 LQ				
Temperature	Standard ambient temperature	–40 to 12	5 °C			

Table 1. MPC5604P device comparison (continued)

¹ 32 message buffers, selectable single or dual channel support

² Each FlexCAN module has 32 message buffers.

³ One FlexCAN module can act as a Safety Port with a bit rate as high as 7.5 Mbit/s.

⁴ Four channels shared between the two ADCs

1.4 Block diagram

Figure 1 shows a top-level block diagram of the MPC5604P MCU.

array controller. It supports a 32-bit data bus width at the system bus port, and a 128-bit read data interface to flash memory. The module contains four 128-bit wide prefetch buffers. Prefetch buffer hits allow no-wait responses. Normal flash memory array accesses are registered and are forwarded to the system bus on the following cycle, incurring two wait-states.

The flash memory module provides the following features:

- As much as 576 KB flash memory
 - 8 blocks (32 KB + 2×16 KB + 32 KB + 32 KB + 3×128 KB) code flash
 - 4 blocks (16 KB + 16 KB + 16 KB + 16 KB) data flash
 - Full Read While Write (RWW) capability between code and data flash
- Four 128-bit wide prefetch buffers to provide single cycle in-line accesses (prefetch buffers can be configured to prefetch code or data or both)
- Typical flash memory access time: 0 wait states for buffer hits, 2 wait states for page buffer miss at 64 MHz
- Hardware managed flash memory writes handled by 32-bit RISC Krypton engine
- · Hardware and software configurable read and write access protections on a per-master basis
- Configurable access timing allowing use in a wide range of system frequencies
- Multiple-mapping support and mapping-based block access timing (up to 31 additional cycles) allowing use for emulation of other memory types.
- Software programmable block program/erase restriction control
- Erase of selected block(s)
- Read page sizes
 - Code flash memory: 128 bits (4 words)
 - Data flash memory: 32 bits (1 word)
- ECC with single-bit correction, double-bit detection for data integrity
 - Code flash memory: 64-bit ECC
 - Data flash memory: 64-bit ECC
- Embedded hardware program and erase algorithm
- Erase suspend, program suspend and erase-suspended program
- Censorship protection scheme to prevent flash memory content visibility
- Hardware support for EEPROM emulation

1.5.5 Static random access memory (SRAM)

The MPC5604P SRAM module provides up to 40 KB of general-purpose memory.

ECC handling is done on a 32-bit boundary and is completely software compatible with MPC55xx family devices with an e200z6 core and 64-bit wide ECC.

The SRAM module provides the following features:

- · Supports read/write accesses mapped to the SRAM from any master
- Up to 40 KB general purpose SRAM
- Supports byte (8-bit), half word (16-bit), and word (32-bit) writes for optimal use of memory
- Typical SRAM access time: 0 wait-state for reads and 32-bit writes; 1 wait state for 8- and 16-bit writes if back to back with a read to same memory block

1.5.6 Interrupt controller (INTC)

The interrupt controller (INTC) provides priority-based preemptive scheduling of interrupt requests, suitable for statically scheduled hard real-time systems. The INTC handles 147 selectable-priority interrupt sources.

- Maximum output frequency: 64 MHz
- Voltage controlled oscillator (VCO)—frequency 256–512 MHz
- Reduced frequency divider (RFD) for reduced frequency operation without forcing the PLL to relock
- Frequency-modulated PLL
 - Modulation enabled/disabled through software
 - Triangle wave modulation
- Programmable modulation depth (±0.25% to ±4% deviation from center frequency): programmable modulation frequency dependent on reference frequency
- Self-clocked mode (SCM) operation

1.5.10 Main oscillator

The main oscillator provides these features:

- Input frequency range: 4–40 MHz
- Crystal input mode or oscillator input mode
- PLL reference

1.5.11 Internal RC oscillator

This device has an RC ladder phase-shift oscillator. The architecture uses constant current charging of a capacitor. The voltage at the capacitor is compared by the stable bandgap reference voltage.

The RC oscillator provides these features:

- Nominal frequency 16 MHz
- $\pm 5\%$ variation over voltage and temperature after process trim
- Clock output of the RC oscillator serves as system clock source in case loss of lock or loss of clock is detected by the PLL
- RC oscillator is used as the default system clock during startup

1.5.12 Periodic interrupt timer (PIT)

The PIT module implements these features:

- 4 general purpose interrupt timers
- 32-bit counter resolution
- Clocked by system clock frequency
- Each channel can be used as trigger for a DMA request

1.5.13 System timer module (STM)

The STM module implements these features:

- One 32-bit up counter with 8-bit prescaler
- Four 32-bit compare channels
- Independent interrupt source for each channel
- Counter can be stopped in debug mode

1.5.14 Software watchdog timer (SWT)

The SWT has the following features:

- Watchpoint triggering, watchpoint triggers program tracing
- Auxiliary Output Port
 - 4 MDO (Message Data Out) pins
 - MCKO (Message Clock Out) pin
 - 2 MSEO (Message Start/End Out) pins
 - EVTO (Event Out) pin
- Auxiliary Input Port
 - EVTI (Event In) pin

1.5.30 Cyclic redundancy check (CRC)

The CRC computing unit is dedicated to the computation of CRC off-loading the CPU. The CRC module features:

- Support for CRC-16-CCITT (*x*25 protocol):
 - $x^{16} + x^{12} + x^5 + 1$
- Support for CRC-32 (Ethernet protocol): $- x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$
- Zero wait states for each write/read operations to the CRC_CFG and CRC_INP registers at the maximum frequency

1.5.31 IEEE 1149.1 JTAG controller

The JTAG controller (JTAGC) block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. All data input to and output from the JTAGC block is communicated in serial format. The JTAGC block is compliant with the IEEE standard.

The JTAG controller provides the following features:

- IEEE Test Access Port (TAP) interface with 4 pins (TDI, TMS, TCK, TDO)
- Selectable modes of operation include JTAGC/debug or normal system operation.
- A 5-bit instruction register that supports the following IEEE 1149.1-2001 defined instructions:
 BYPASS, IDCODE, EXTEST, SAMPLE, SAMPLE/PRELOAD
- A 5-bit instruction register that supports the additional following public instructions:
 - ACCESS_AUX_TAP_NPC, ACCESS_AUX_TAP_ONCE
- 3 test data registers: a bypass register, a boundary scan register, and a device identification register.
- A TAP controller state machine that controls the operation of the data registers, instruction register and associated circuitry.

1.5.32 On-chip voltage regulator (VREG)

The on-chip voltage regulator module provides the following features:

- Uses external NPN (negative-positive-negative) transistor
- Regulates external 3.3 V /5.0 V down to 1.2 V for the core logic
- Low voltage detection on the internal 1.2 V and I/O voltage 3.3 V

	Pad					Pad s	peed ⁵	Pin	No.
Port pin	configuration register (PCR)	Alternate function ^{1,2}	Functions	Peripheral ³	I/O direction ⁴	SRC = 0	SRC = 1	100-pin	144-pin
C[2]	PCR[34]	ALT0 ALT1 ALT2 ALT3 —	GPIO[34] — — AN[3]	SIUL — — ADC_0	Input only	_		30	45
C[3]	PCR[35]	ALT0 ALT1 ALT2 ALT3 —	GPIO[35] CS1 ETC[4] TXD EIRQ[21]	SIUL DSPI_0 eTimer_1 LIN_1 SIUL	I/O O I/O O I	Slow	Medium	10	16
C[4]	PCR[36]	ALT0 ALT1 ALT2 ALT3 —	GPIO[36] CS0 X[1] DEBUG[4] EIRQ[22]	SIUL DSPI_0 FlexPWM_0 SSCM SIUL	/O /O /O - 	Slow	Medium	5	11
C[5]	PCR[37]	ALT0 ALT1 ALT2 ALT3 —	GPIO[37] SCK — DEBUG[5] FAULT[3] EIRQ[23]	SIUL DSPI_0 SSCM FlexPWM_0 SIUL	/O /O - 	Slow	Medium	7	13
C[6]	PCR[38]	ALT0 ALT1 ALT2 ALT3 —	GPIO[38] SOUT B[1] DEBUG[6] EIRQ[24]	SIUL DSPI_0 FlexPWM_0 SSCM SIUL	I/O I/O O I	Slow	Medium	98	142
C[7]	PCR[39]	ALT0 ALT1 ALT2 ALT3 —	GPIO[39] — A[1] DEBUG[7] SIN	SIUL FlexPWM_0 SSCM DSPI_0	/O - - 	Slow	Medium	9	15
C[8]	PCR[40]	ALT0 ALT1 ALT2 ALT3 —	GPIO[40] CS1 — CS6 FAULT[2]	SIUL DSPI_1 DSPI_0 FlexPWM_0	I/O O O I	Slow	Medium	91	130
C[9]	PCR[41]	ALT0 ALT1 ALT2 ALT3 —	GPIO[41] CS3 — X[3] FAULT[2]	SIUL DSPI_2 	I/O O I/O I	Slow	Medium	84	123
C[10]	PCR[42]	ALT0 ALT1 ALT2 ALT3 —	GPIO[42] CS2 — A[3] FAULT[1]	SIUL DSPI_2 FlexPWM_0 FlexPWM_0	I/O O O I	Slow	Medium	78	111

Table 5. Pin muxing (continued)

3 Electrical characteristics

3.1 Introduction

This section contains device electrical characteristics as well as temperature and power considerations.

This microcontroller contains input protection against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level (V_{DD} or V_{SS}). This can be done by the internal pull-up or pull-down resistors, which are provided by the device for most general purpose pins.

The following tables provide the device characteristics and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

CAUTION

All of the following parameter values can vary depending on the application and must be confirmed during silicon characterization or silicon reliability trial.

3.2 Parameter classification

The electrical parameters are guaranteed by various methods. To give the customer a better understanding, the classifications listed in Table 6 are used and the parameters are tagged accordingly in the tables where appropriate.

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Table 6. Parameter classifications

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

- ⁴ To be connected to emitter of external NPN. Low voltage supplies are not under user control—they are produced by an on-chip voltage regulator—but for the device to function properly the low voltage grounds (V_{SS_LV_xxx}) must be shorted to high voltage grounds (V_{SS_HV_xxx}) and the low voltage supply pins (V_{DD_LV_xxx}) must be connected to the external ballast emitter.
- $^5~$ The low voltage supplies (V_{DD_LV_xxx}) are not all independent.
 - $V_{DD_LV_COR1}$ and $V_{DD_LV_COR2}$ are shorted internally via double bonding connections with lines that provide the low voltage supply to the data flash module. Similarly, $V_{SS_LV_COR1}$ and $V_{SS_LV_COR2}$ are internally shorted.
 - $V_{DD_LV_REGCOR}$ and $V_{DD_LV_REGCORx}$ are physically shorted internally, as are $V_{SS_LV_REGCOR}$ and $V_{SS_LV_CORx}$.

Cump hal		Devenueter	Conditions	Val	ue	11
Symbol		Parameter	Conditions	Min	Max ¹	Unit
V _{SS}	SR	Device ground		0	0	V
V _{DD_HV_IOx} ²	SR	3.3 V input/output supply voltage	_	3.0	3.6	V
V _{SS_HV_IOx}	SR	Input/output ground voltage	_	0	0	V
V _{DD_HV_FL}	SR	3.3 V code and data flash	_	3.0	3.6	V
		supply voltage	Relative to V _{DD_HV_IOx}	$V_{DD_HV_IOx} - 0.1$	V _{DD_HV_IOx} + 0.1	
V _{SS_HV_FL}	SR	Code and data flash ground	_	0	0	V
V _{DD_HV_OSC}	SR	3.3 V crystal oscillator amplifier	_	3.0	3.6	V
		supply voltage	Relative to V _{DD_HV_IOx}	$V_{DD_HV_IOx} - 0.1$	V _{DD_HV_IOx} + 0.1	
V _{SS_HV_OSC}	SR	3.3 V crystal oscillator amplifier reference voltage	_	0	0	V
V _{DD_HV_REG}	SR	3.3 V voltage regulator supply	—	3.0	3.6	V
		voltage	Relative to V _{DD_HV_IOx}	$V_{DD_HV_IOx} - 0.1$	V _{DD_HV_IOx} + 0.1	
V _{DD_HV_ADC0} ³	SR	3.3 V ADC_0 supply and high	_	3.0	5.5	V
		reference voltage	Relative to V _{DD_HV_REG}	V _{DD_HV_REG} – 0.1	5.5	
V _{SS_HV_ADC0}	SR	ADC_0 ground and low reference voltage	—	0	0	V
V _{DD_HV_ADC1} ³	SR	3.3 V ADC_1 supply and high	—	3.0	5.5	V
		reference voltage	Relative to V _{DD_HV_REG}	V _{DD_HV_REG} – 0.1	5.5	
V _{SS_HV_ADC1}		ADC_1 ground and low reference voltage	—	0	0	V
V _{DD_LV_REGCOR} 4,5	CC	Internal supply voltage	—	_	_	V

Table 9. Recommended operating conditions (3.3 V)

Symbol		Parameter	Conditions	Value			
Symbol		Falameter	Conditions	Min	Max ¹	Unit	
V _{SS_LV_REGCOR} ⁴	SR	Internal reference voltage	—	0	0	V	
V _{DD_LV_CORx} 4,5	СС	Internal supply voltage	_	—	_	V	
V _{SS_LV_CORx} ⁴	SR	Internal reference voltage	—	0	0	V	
T _A	SR	Ambient temperature under bias	_	-40	125	°C	

Table 9. Recommended operating conditions (3.3 V) (continued)

¹ Parametric figures can be out of specification when voltage drops below 4.5 V, however, guaranteeing the full functionality. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed.

² The difference between each couple of voltage supplies must be less than 100 mV, |V_{DD_HV_IOy} - V_{DD_HV_IOx} | < 100 mV.</p>

³ The difference between each couple of voltage supplies must be less than 100 mV, |V_{DD_HV_ADC1} - V_{DD_HV_ADC0}| < 100 mV. As long as that condition is met, ADC_0 and ADC_1 can be operated at 5 V with the rest of the device operating at 3.3 V.</p>

⁴ To be connected to emitter of external NPN. Low voltage supplies are not under user control—they are produced by an on-chip voltage regulator—but for the device to function properly the low voltage grounds (V_{SS_LV_xxx}) must be shorted to high voltage grounds (V_{SS_HV_xxx}) and the low voltage supply pins (V_{DD_LV_xxx}) must be connected to the external ballast emitter.

 $^5~$ The low voltage supplies (V_DD_LV_xxx) are not all independent.

 $V_{DD_LV_COR1}$ and $V_{DD_LV_COR2}$ are shorted internally via double bonding connections with lines that provide the low voltage supply to the data flash module. Similarly, $V_{SS_LV_COR1}$ and $V_{SS_LV_COR2}$ are internally shorted.

 $V_{DD_LV_REGCOR} \text{ and } V_{DD_LV_REGCORx} \text{ are physically shorted internally, as are } V_{SS_LV_REGCOR} \text{ and } V_{SS_LV_CORx}.$

Symbol	с	Parameter	Conditions	Va	lue	Unit
	C	Parameter	Conditions	Min	Max	Unit
I _{PD}	Ρ	Equivalent pull-down current	$V_{IN} = V_{IL}$	10	_	μA
			V _{IN} = V _{IH}	_	130	
IIL	Ρ	Input leakage current (all bidirectional ports)	T _A = -40 to 125 °C	-1	1	μA
IIL	Ρ	Input leakage current (all ADC input-only ports)	T _A = -40 to 125 °C	-0.5	0.5	μA
C _{IN}	D	Input capacitance	—	_	10	pF
	D	RESET, equivalent pull-up current	V _{IN} = V _{IL}	–130	_	μA
I _{PU}			V _{IN} = V _{IH}	_	-10	μΛ

Table 19. DC electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0) (continued)

¹ "SR" parameter values must not exceed the absolute maximum ratings shown in Table 7.

Table 20. Supply current (5.0 V, NVUSRO[PAD3V5V] = 0)

Symbol	с		Parameter	Conditions		Va	lue	Unit
Gymbol	Ŭ		i arameter	Conditions		Тур	Max	
I _{DD_LV_CORx}	Т		RUN—Maximum mode ¹	V _{DD_LV_CORx}	40 MHz	62	77	mA
				externally forced at 1.3 V	64 MHz	71	88	1
			RUN—Typical mode ²		40 MHz	45	56	1
					64 MHz	52	65	1
	Ρ		RUN—Maximum mode ³	V _{DD_LV_CORx} externally forced at 1.3 V	64 MHz	60	75	
		ent	HALT mode ⁴	V _{DD_LV_CORx} externally forced at 1.3 V	_	1.5	10	
		Supply current	STOP mode ⁵	V _{DD_LV_CORx} externally forced at 1.3 V	_	1	10	
I _{DD_FLASH}	Т	ddng	Flash during read	V _{DD_HV_FL} at 5.0 V	—	10	12	
		0,	Flash during erase operation on 1 flash module	V _{DD_HV_FL} at 5.0 V	_	15	19	
I _{DD_ADC}	Т		ADC—Maximum mode ¹	V _{DD_HV_ADC0} at 5.0 V	ADC_1	3.5	5	-
				V _{DD_HV_ADC1} at 5.0 V f _{ADC} = 16 MHz	ADC_0	3	4	1
			ADC—Typical mode ²		ADC_1	0.8	1	1
					ADC_0	0.005	0.006	1
I _{DD_OSC}	Т		Oscillator	V _{DD_OSC} at 5.0 V	8 MHz	2.6	3.2	1

¹ Maximum mode: FlexPWM, ADCs, CTU, DSPI, LINFlex, FlexCAN, 15 output pins, 1st and 2nd PLL enabled. I/O supply current excluded.

² Typical mode configurations: DSPI, LINFlex, FlexCAN, 15 output pins, 1st PLL only. I/O supply current excluded.

Ded	144	LQFP	100 LQFP			
Pad	Weight 5V	Weight 3.3V	Weight 5V	Weight 3.3V		
PAD[27]	1%	1%	1%	1%		
PAD[28]	1%	1%	1%	1%		
PAD[63]	1%	1%	1%	1%		
PAD[72]	1%	1%	_	_		
PAD[29]	1%	1%	1%	1%		
PAD[73]	1%	1%	_	_		
PAD[31]	1%	1%	1%	1%		
PAD[74]	1%	1%	_	_		
PAD[30]	1%	1%	1%	1%		
PAD[75]	1%	1%	_			
PAD[32]	1%	1%	1%	1%		
PAD[76]	1%	1%	_	_		
PAD[64]	1%	1%	1%	1%		
PAD[0]	23%	20%	23%	20%		
PAD[1]	21%	18%	21%	18%		
PAD[107]	20%	17%	_			
PAD[58]	19%	16%	19%	16%		
PAD[106]	18%	16%	_			
PAD[59]	17%	15%	17%	15%		
PAD[105]	16%	14%	_	_		
PAD[43]	15%	13%	15%	13%		
PAD[104]	14%	13%	_			
PAD[44]	13%	12%	13%	12%		
PAD[103]	12%	11%	—			
PAD[2]	11%	10%	11%	10%		
PAD[101]	11%	9%	_	_		
PAD[21]	10%	8%	10%	8%		
TMS	1%	1%	1%	1%		
TCK	1%	1%	1%	1%		
PAD[20]	16%	11%	16%	11%		
PAD[3]	4%	3%	4%	3%		
PAD[61]	9%	8%	9%	8%		
PAD[102]	11%	10%	_	—		

Table 24. I/O weight (continued)

Symbol	С	Parameter	Conditions ¹	Max value	Unit
f _{max}	С	Maximum working frequency at given number of	2 wait states	66	MHz
		wait states in worst conditions	0 wait states	18	

Table 34. Flash memory read access timing

 1 V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

AC specifications 3.16

3.16.1 **Pad AC specifications**

Table 35. Outpu	t pin	transition	times
-----------------	-------	------------	-------

Symb		с	Parameter		onditions ¹		Value)	Unit
Synn	01	C	Falameter	Conditions		Min	Тур	Max	Unit
t _{tr}	CC	D	Output transition time output pin ²	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%$,	—	—	50	ns
		Т	SLOW configuration	C _L = 50 pF	PAD3V5V = 0	—	—	100	
		D		C _L = 100 pF		—	—	125	
		D		C _L = 25 pF	$V_{DD} = 3.3 V \pm 10\%$,	—	—	40	
		Т		C _L = 50 pF	PAD3V5V = 1	—	—	50	
		D	-	C _L = 100 pF		_	—	75	
t _{tr}	СС	D	MEDIUM configuration	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%$,	—	—	10	ns
		Т		C _L = 50 pF	PAD3V5V = 0 SIUL.PCRx.SRC = 1	_	—	20	
		D		C _L = 100 pF	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 SIUL.PCRx.SRC = 1	—	—	40	
		D		C _L = 25 pF		—	—	12	
		Т		C _L = 50 pF		—	—	25	
		D		C _L = 100 pF		_	—	40	
t _{tr}	СС	D	Output transition time output pin ²	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%$,	—	—	4	ns
			FAST configuration	C _L = 50 pF	PAD3V5V = 0 SIUL.PCRx.SRC = 1	_	—	6	
				C _L = 100 pF		_		12	
				C _L = 25 pF	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	—	4	
				C _L = 50 pF	SIUL.PCRx.SRC = 1	—	—	7	
				C _L = 100 pF		—	—	12	
t _{SYM} ³	СС	Т	Symmetric transition time, same drive	V _{DD} = 5.0 V :	± 10%, PAD3V5V = 0	—	—	4	ns
			strength between N and P transistor	V _{DD} = 3.3 V :	± 10%, PAD3V5V = 1	—	—	5	

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 °C to T_{A MAX}, unless otherwise specified ² C_L includes device and package capacitances (C_{PKG} < 5 pF).

³ Transition timing of both positive and negative slopes will differ maximum 50%




Figure 18. Pad output delay

3.17 AC timing characteristics

3.17.1 **RESET** pin characteristics

The MPC5604P implements a dedicated bidirectional $\overline{\text{RESET}}$ pin.




Figure 19. Start-up reset requirements




Figure 20. Noise filtering on reset signal

Symb	Symbol C		Parameter	Conditions ¹	Value			Unit
C yms				Conditions	Min	Тур	Мах	
V _{IH}	SR	Ρ	Input High Level CMOS (Schmitt Trigger)	_	0.65V _{DD}	_	V _{DD} +0.4	V
V _{IL}	SR	Ρ	Input low Level CMOS (Schmitt Trigger)	_	-0.4	_	0.35V _{DD}	V
V _{HYS}	СС	С	Input hysteresis CMOS (Schmitt Trigger)	_	0.1V _{DD}	_	_	V
V _{OL}	СС	Ρ	Output low level	Push Pull, I _{OL} = 2mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	—	_	0.1V _{DD}	V
				Push Pull, I_{OL} = 1mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	_	_	0.1V _{DD}	
				Push Pull, I _{OL} = 1mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	—	_	0.5	

Table 36. RESET electrical characteristics




Figure 40. 100 LQFP package mechanical drawing (part 2)

MPC5604P Microcontroller Data Sheet, Rev. 8

	Dimensions						
Symbol	mm			inches ¹			
	Min	Тур	Max	Min	Тур	Max	
А		_	1.600	_		0.0630	
A1	0.050	_	0.150	0.0020	—	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	_	0.200	0.0035	—	0.0079	
D	15.800	16.000	16.200	0.6220	0.6299	0.6378	
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
D3	_	12.000	_	—	0.4724	—	
Е	15.800	16.000	16.200	0.6220	0.6299	0.6378	
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
E3	_	12.000	_	—	0.4724	—	
е	—	0.500	_	—	0.0197	—	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	—	1.000	-	—	0.0394	—	
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°	
ccc ²		0.08	1		0.0031		

Table 41.

¹ Values in inches are converted from millimeters (mm) and rounded to four decimal digits.
 ² Tolerance

6 Document revision history

Table 42 summarizes revisions to this document.

Revision	Date	Substantive changes
Rev. 1	Aug 2008	Initial release
Rev. 2	Nov 2008	Table 5:TDO and TDI pins (Port pins B[4:5] are single function pins.
		Table 10, Table 11: Thermal characteristics added.
		Table 11, Table 12:EMI testing specifications split into separate tables for Normal mode and Airbag mode;data to be added in a later revision.
		Table 16, Table 17, Table 19, Table 20:Supply current specifications split into separate tables for Normal mode and Airbag mode;data to be added in a later revision.
		 Table 21: Values for I_{OL} and I_{OH} (in Conditions column) changed. Max values for V_{OH_S}, V_{OH_M}, V_{OH_F} and V_{OH_SYM} deleted. V_{ILR} max value changed. I_{PUR} min and max values changed.
		Table 27: Sensitivity value changed. Table 30:
		Most values in table changed.
Rev. 3	Feb 2009	 Description of system requirements, controller characteristics and how controller characteristics are guaranteed updated. Electrical parameters updated.
		 EMI characteristics are now in one table; values have been updated. ESD characteristics are now in one table.
		• Electrical parameters are identified as either system requirements or controller characteristics. Method used to guarantee each controller characteristic is noted in table.
		AC Timings: 1149.1 (JTAG) Timing, Nexus Timing, External Interrupt Timing, and DSPI Timing sections deleted

Table 42. Revision history

Revision	Date	Substantive changes
Rev. 4	24-Jun-2009	Through all document:
		 Replaced all "RESET_B" occurrences with "RESET" through all document.
		 AC Timings: 1149.1 (JTAG) Timing, Nexus Timing, External Interrupt Timing, and DSPI Timing sections inserted again.
		 Electrical parameters updated.
		- Electrical parameters upuateu.
		Table 2
		– Added row for Data Flash.
		Table 3
		 Added a footnote regarding the decoupling capacitors.
		Table 5
		– Removed the "other function" column.
		 Rearranged the contents.
		Table 15
		 Updated definition of Condition column.
		Table 20
		 merged in an unique Table the power consumption data related to "Maximum mode" and "Airbag mode".
		Table 22
		 merged in an unique Table the power consumption data related to "Maximum mode" and "Airbag mode".
		Table 30
		– Updated the parameter definition of Δ RCMVAR.
		– Removed the condition definition of Δ RCMVAR.
		Table 30
		 Added t_{ADC_C} and TUE rows.
		Table 31
		 Added t_{ADC C} and TUE rows.
		– Removed R _{sw2.}
		Table 34
		– Added.
		Table 29
		 Updated and added footnotes.
		Section 3.17.1, "RESET pin characteristics
		 Replaces whole section.
		Table 38
		 Renamed the "Flash (KB)" heading column in "Code Flash / Data Flash (EE) (KB)" Replaced the value of RAM from 32 to 36KB in the last four rows.

Revision	Date	Substantive changes
Rev. 5	06-Oct-2009	 Removed B[4] and B[5] rows from "Pin muxing" table and inserted them on "System pins" table. Updated package pinout. Rewrote entirely section "Power Up/dpwn Sequencing" section. Renamend "V_{DD_LV_PLL}" and "V_{SS_LV_PLL}" supply pins with respectively "V_{DD_LV_COR3}" and "V_{SS_LV_COR3}". Added explicative figures on "Electrical characteristics" section. Updated "Thermal characteristics" for 100-pin. Proposed two different configuration of "voltage regulator Inserted Power Up/Down sequence. Added explicative figures on "DC Electrical characteristics". Added "I/O pad current specification" section. Renamed the "Airbag mode" with "Typical mode"and updated the values on "supply current" tables.
Rev. 6	12-Feb-2010	Inserted label of Y-axis in the "Independent ADC supply" figure. "Recommended Operating Conditions" tables: Updated the T _A value Moved the T _J row to "Absolute Maximum Ratings" table. Rewrite note 1 and 3 Inverted Min a Typ value of C _{DEC2} on "Voltage Regulator Electrical Characteristics" table. Removed an useless duplicate of "Voltage Regulator Electrical Characteristics" table. Inserted the name of C _S into "Input Equivalent Circuit" figure. Removed leakage lvpp from datasheet. Updated "Supply Current" tables. Added note on "Output pin transition times" table. Updated "Temperature Sensor Electrical Characteristics" table. Updated "16 MHz RC Oscillator Electrical Characteristics" table. Removed the note about the condition from "Flash read access timing" table. Removed the notes that assert the values need to be confirmed before validation.

Table 42. F	Revision	history	(continued)
-------------	----------	---------	-------------

Revision	Date	Substantive changes
Rev. 7		 Formatting and editorial changes throughout Removed all content referencing Junction Temperature Sensor Section 1, "Introduction: changed title (was: Overview); reorganized contents MPC5604P device comparison: ADC feature: changed "16 channels" to "15-channel"; added footnote to to indicate that four channels are shared between the two ADCs removed MPC5602P column indicated that data flash memory is an optional feature changed "dual channel" to "selectable single or dual channel support" in FlexRay footnote updated "eTimer" feature updated footnote relative to "Digital power supply" feature Updated MPC5604P block diagram Added APC5604P series block summary Added Section 1.5, "Feature details Section 2.1, "Package pinouts: removed alternate functions from pinout diagrams Supply pins: updated dable Pin muxing: added rows "B[4]" and "B[5] Section 3.3, "Absolute maximum ratings: added voltage specifications to titles of Figure 4 and Figure 5; in Table 7, changed row "V_{SS-HV} / Digital Ground" to "V_{SS} / Device Ground"; updated symbols Section 3.4, "Recommended operating conditions: added voltage specifications to titles of Figure 7
		Updated Section 3.6, "Electromagnetic interference (EMI) characteristics Section 3.8.1, "Voltage regulator electrical characteristics: amended titles of Table 15 and Table 17
		Voltage regulator electrical characteristics (configuration without resistor on base) and Voltage regulator electrical characteristics (configuration with resistor on base): updated symbol and values for V _{DD_LV_REGCOR} Low voltage monitor electrical characteristics: Updated V _{MLVDDOK_H} max value—was 1.15 V; is 1.145 V
		Section 3.10, "DC electrical characteristics: reorganized contents Updated Section 3.10.1, "NVUSRO register (includes adding "NVUSRO[OSCILLATOR_MARGIN] field description" table Supply current (5.0 V, NVUSRO[PAD3V5V] = 0): updated symbols

Revision	Date	Substantive changes
Rev. 7 (cont'd)	07-Apr-2011	 Corrected parameter descriptions in DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1): V_{OL_F}—was "Fast, high level output voltage"; is "Fast, low level output voltage" V_{OL_SYM}—was "Symmetric, high level output voltage"; is "Symmetric, low level output voltage" Supply current (3.3 V, NVUSRO[PAD3V5V] = 1): updated symbols Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0): replaced instances of EXTAL with XTAL Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1): replaced instances of EXTAL with XTAL FMPLL electrical characteristics: replaced "PLLMRFM" with "FMPLL" in table title; updated conditions; removed f_{sys} row; updated f_{FMPLLOUT} min value ADC conversion characteristics: updated symbols; added row t_{ADC_PU} Flash memory read access timing: added footnote to "Conditions" column Section 3.16.1, "Pad AC specifications: added Pad output delay diagram In the range of figures "DSPI Classic SPI Timing — Master, CPHA = 0" to "DSPI PCS Strobe (PCSS) Timing": added note Removed Orderable Part Number Summary table Updated "Commercial product code structure" figure Table A-1: Added abbreviations "DUT", "NPN", and "RBW"