



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	CANbus, I <sup>2</sup> C, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	60KB (60K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3.8V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st72f521ar9tce

	9.2	Functional description 7	3
		9.2.1 Input modes	'3
		9.2.2 Output modes	'4
		9.2.3 Alternate functions	'4
	9.3	I/O port implementation	7
	9.4	Low power modes	8
	9.5	Interrupts 7	8
10	Watc	hdog timer (WDG)	0
	10.1	Introduction 8	0
	10.2	Main features 8	0
	10.3	Functional description 8	0
	10.4	How to program the watchdog timeout	1
	10.5	Low power modes 8	3
	10.6	Hardware watchdog option	3
	10.7	Using Halt mode with the WDG (WDGHALT option) 8	3
	10.8	Interrupts 8	3
	10.9	Register description	4
		10.9.1 Control register (WDGCR)	34
11	Main	clock controller with real-time clock and beeper (MCC/RTC) 8	5
	11.1	Introduction	5
	11.2	Programmable CPU clock prescaler 8	5
	11.3	Clock-out capability	5
	11.4	Real-time clock timer (RTC)	5
	11.5	Beeper 8	5
	11.6	Low power modes 8	6
	11.7	Interrupts 8	6
	11.8	Main clock controller registers 8	7
		11.8.1 MCC control/status register (MCCSR)	37
		11.8.2 MCC beep control register (MCCBCR)	8
12	PWM	auto-reload timer (ART)9	0
	12.1	Introduction 9	0
	12.2	Functional description 9	1

		13.7.4	Input capture 1 high register (IC1HR)	119
		13.7.5	Input capture 1 low register (IC1LR)	120
		13.7.6	Output compare 1 high register (OC1HR)	120
		13.7.7	Output compare 1 low register (OC1LR)	120
		13.7.8	Output compare 2 high register (OC2HR)	120
		13.7.9	Output compare 2 low register (OC2LR)	121
		13.7.10	Counter high register (CHR)	121
		13.7.11	Counter low register (CLR)	121
		13.7.12	Alternate counter high register (ACHR)	121
		13.7.13	Alternate counter low register (ACLR)	122
		13.7.14	Input capture 2 high register (IC2HR)	122
		13.7.15	Input capture 2 low register (IC2LR)	122
14	Seria	l periph	neral interface (SPI)	124
	14.1		ction	
	14.2		atures	
	14.3		ll description	
		14.3.1	Functional description	
		14.3.2	Slave select management	
		14.3.3	Master mode operation	
		14.3.4	Master mode transmit sequence	
		14.3.5	Slave mode operation	
		14.3.6	Slave mode transmit sequence	
	14.4	Clock p	hase and clock polarity	
	14.5	•	ags	
		14.5.1	Master mode fault (MODF)	
		14.5.2	Overrun condition (OVR)	
		14.5.3	Write collision error (WCOL)	
		14.5.4	Single master systems	
	14.6	Low po	wer modes	
		14.6.1	Using the SPI to wake up the MCU from Halt mode	
	14.7		ots	
	14.8	•	isters	
	17.0	14.8.1	Control register (SPICR)	
		14.8.2	Control/status register (SPICSR)	
		14.8.2		
		14.0.3	Data I/O register (SPIDR)	130

		16.7.2	I2C status register 1 (SR1)	168
		16.7.3	I2C status register 2 (SR2)	170
		16.7.4	I2C clock control register (CCR)	171
		16.7.5	I2C data register (DR)	172
		16.7.6	I2C own address register (OAR1)	172
		16.7.7	I2C own address register (OAR2)	173
17	Cont	roller ar	ea network (CAN)	175
	17.1	Introdu	ction	175
	17.2	Main fe	atures	176
	17.3	Functio	onal description	176
		17.3.1	Frame formats	
		17.3.2	Hardware blocks	
		17.3.3	Modes of operation	179
		17.3.4	Bit timing logic	181
	17.4	Registe	er description	182
		17.4.1	General purpose registers	
		17.4.2	Paged registers	187
	17.5	List of (	CAN cell limitations	196
		17.5.1	Omitted SOF bit	196
		17.5.2	CPU write access (more than one cycle) corrupts CAN frame	196
		17.5.3	Unexpected message transmission	197
		17.5.4	WKPS functionality	202
		17.5.5	Bus-off state not entered	203
18	10-bi	t A/D co	onverter (ADC)	205
	18.1	Introdu	ction	205
	18.2	Main fe	eatures	205
	18.3		nal description	
	.0.0	18.3.1	A/D converter configuration	
		18.3.2	Starting the conversion	
		18.3.3	Changing the conversion channel	
	18.4		wer modes	
	18.5	•	ots	
	18.6	-	egisters	
	10.0	18.6.1	Control/status register (ADCCSR)	
		10.0.1	Control/status register (MDCCST)	207

**PROGRAMMING TOOL** ICC CONNECTOR ICC Cable **APPLICATION BOARD** ICC CONNECTOR (See Note 3) **OPTIONAL** HE10 CONNECTOR TYPE 7 9 5 3 (See Note 4) 10 6 8 4 APPLICATION RESET SOURCE See Note 2 10kΩ APPLICATION  $C_{L1}$ POWER SUPPLY See Note APPLICATION VDD ICCSEL/VPP RESET Vss CCCLK OSC1 CCDATA I/O ST7

Figure 6. Typical ICC interface

- If the ICCCLK or ICCDATA pins are only used as outputs in the application, no signal isolation is necessary. As soon as the
  programming tool is plugged to the board, even if an ICC session is not in progress, the ICCCLK and ICCDATA pins are
  not available for the application. If they are used as inputs by the application, isolation such as a serial resistor has to
  implemented in case another device forces the signal. Refer to the programming tool documentation for recommended
  resistor values.
- 2. During the ICC session, the programming tool must control the RESET pin. This can lead to conflicts between the programming tool and the application reset circuit if it drives more than 5mA at high level (push-pull output or pull-up resistor < 1K). A schottky diode can be used to isolate the application RESET circuit in this case. When using a classical RC network with R > 1K or a reset management IC with open-drain output and pull-up resistor > 1K, no additional components are needed. In all cases the user must ensure that no external reset is generated by the application during the ICC session
- 3. The use of Pin 7 of the ICC connector depends on the programming tool architecture. This pin must be connected when using most ST programming tools (it is used to monitor the application power supply). Please refer to the programming tool manual.
- 4. Pin 9 has to be connected to the OSC1 or OSCIN pin of the ST7 when the clock is not available in the application or if the selected clock option is not programmed in the option byte. ST7 devices with multi-oscillator capability need to have OSC2 grounded in this case.

# 4.5 ICP (in-circuit programming)

To perform ICP the microcontroller must be switched to ICC (in-circuit communication) mode by an external controller or programming tool.

Depending on the ICP code downloaded in RAM, Flash memory programming can be fully customized (number of bytes to program, program locations, or selection serial communication interface for downloading).

When using an STMicroelectronics or third-party programming tool that supports ICP and the specific microcontroller device, the user needs only to implement the ICP hardware interface on the application board (see *Figure 6*). For more details on the pin locations, refer to the device pinout description.

# 10.9 Register description

## 10.9.1 Control register (WDGCR)




Table 36. WDGCR register description

Bit	Name	Function
7	WDGA	Activation bit  This bit is set by software and only cleared by hardware after a reset. When WDGA = 1, the watchdog can generate a reset.  0: Watchdog disabled  1: Watchdog enabled  Note: This bit is not used if the hardware watchdog option is enabled by option byte.
6:0	T[6:0]	7-bit counter (MSB to LSB)  These bits contain the value of the watchdog counter. It is decremented every 16384 f <sub>OSC2</sub> cycles (approx.). A reset is produced when it rolls over from 40h to 3Fh (T6 becomes cleared).

Table 37. Watchdog timer register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
002Ah	WDGCR	WDGA	T6	T5	T4	T3	T2	T1	T0
	Reset Value	0	1	1	1	1	1	1	1

# 12.3 ART registers

## 12.3.1 Control/status register (ARTCSR)

**ARTCSR** Reset value: 0000 0000 (00h) 7 6 5 4 3 2 **EXCL** CC[2:0] TCE **FCRL** OIE OVF  $\mathsf{RW}$  $\mathsf{RW}$  $\mathsf{RW}$  $\mathsf{RW}$  $\mathsf{RW}$  $\mathsf{RW}$ 

Table 45. ARTCSR register description

Bit	Name	Function
7	EXCL	External Clock This bit is set and cleared by software. It selects the input clock for the 7-bit prescaler. 0: CPU clock 1: External clock
6:4	CC[2:0]	Counter Clock Control  These bits are set and cleared by software. They determine the prescaler division ratio from f <sub>INPUT</sub> (see <i>Table 46</i> ).
3	TCE	Timer Counter Enable  This bit is set and cleared by software. It puts the timer in the lowest power consumption mode.  0: Counter stopped (prescaler and counter frozen)  1: Counter running
2	FCRL	Force Counter Re-Load  This bit is write-only and any attempt to read it will yield a logical zero. When set, it causes the contents of ARTARR register to be loaded into the counter, and the content of the prescaler register to be cleared in order to initialize the timer before starting to count.
1	OIE	Overflow Interrupt Enable  This bit is set and cleared by software. It allows to enable/disable the interrupt which is generated when the OVF bit is set.  0: Overflow Interrupt disable  1: Overflow Interrupt enable
0	OVF	Overflow Flag  This bit is set by hardware and cleared by software reading the ARTCSR register. It indicates the transition of the counter from FFh to the ARTARR value.  0: New transition not yet reached  1: Transition reached

Table 46. Prescaler selection for ART

f <sub>COUNTER</sub>	With f <sub>INPUT</sub> = 8 MHz	CC2	CC1	CC0
f <sub>INPUT</sub>	8 MHz	0	0	0
f <sub>INPUT</sub> / 2	4 MHz	0	0	1
f <sub>INPUT</sub> / 4	2 MHz	0	1	0



ST72521xx-Auto 16-bit timer

## 13.4 Low power modes

Table 56. Effect of low power modes on 16-bit timer

Mode	Effect
Wait	No effect on 16-bit timer. Timer interrupts cause the device to exit from Wait mode.
Halt	16-bit timer registers are frozen.  In Halt mode, the counter stops counting until Halt mode is exited. Counting resumes from the previous count when the MCU is woken up by an interrupt with "exit from Halt mode" capability or from the counter reset value when the MCU is woken up by a RESET. If an input capture event occurs on the ICAP i pin, the input capture detection circuitry is armed. Consequently, when the MCU is woken up by an interrupt with "exit from Halt mode" capability, the ICF i bit is set, and the counter value present when exiting from Halt mode is captured into the ICIR register.

## 13.5 Interrupts

Table 57. 16-bit timer interrupt control/wake-up capability

Interrupt event	Event flag	Enable control bit	Exit from Wait	Exit from Halt
Input Capture 1 event/Counter reset in PWM mode	ICF1	ICIE		
Input Capture 2 event	ICF2	IOIL		
Output Compare 1 event (not available in PWM mode)	OCF1	OCIE	Yes	No
Output Compare 2 event (not available in PWM mode)	OCF2	OCIE 2		
Timer Overflow event	TOF	TOIE		

Note:

The 16-bit timer interrupt events are connected to the same interrupt vector (see Chapter 7: Interrupts on page 52). These events generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction).

## 13.6 Summary of timer modes

Table 58. Timer modes

	Timer resources						
Modes	Input Capture 1	Input Capture 2	Output Compare 1	Output Compare 2			
Input Capture (1 and/or 2)	Voo	Yes	Yes	Yes			
Output Compare (1 and/or 2)		ies	ies	res			




Figure 60. Clearing the WCOL bit (Write Collision Flag) software sequence

### 14.5.4 Single master systems

A typical single master system may be configured, using an MCU as the master and four MCUs as slaves (see *Figure 61*).

The master device selects the individual slave devices by using four pins of a parallel port to control the four  $\overline{SS}$  pins of the slave devices.

The  $\overline{SS}$  pins are pulled high during reset since the master device ports will be forced to be inputs at that time, thus disabling the slave devices.

Note:

To prevent a bus conflict on the MISO line the master allows only one active slave device during a transmission.

For more security, the slave device may respond to the master with the received data byte. Then the master will receive the previous byte back from the slave device if all MISO and MOSI pins are connected and the slave has not written to its SPIDR register.

Other transmission security methods can use ports for handshake lines or data bytes with command fields.





Figure 61. Single master / multiple slave configuration

Table 76. SCIBRR register description

Bit	Name	Function
7:6	SCP[1:0]	First SCI Prescaler  These 2 prescaling bits allow several standard clock division ranges.  00: PR prescaling factor = 1  01: PR prescaling factor = 3  10: PR prescaling factor = 4  11: PR prescaling factor = 13
5:3	SCT[2:0]	SCI Transmitter rate divisor  These 3 bits, in conjunction with the SCP1 and SCP0 bits define the total division applied to the bus clock to yield the transmit rate clock in conventional Baud Rate Generator mode.  000: TR dividing factor = 1 001: TR dividing factor = 2 010: TR dividing factor = 4 011: TR dividing factor = 8 100: TR dividing factor = 16 101: TR dividing factor = 32 110: TR dividing factor = 64 111: TR dividing factor = 128
2:0	SCR[2:0]	SCI Receiver rate divisor  These 3 bits, in conjunction with the SCP[1:0] bits define the total division applied to the bus clock to yield the receive rate clock in conventional Baud Rate Generator mode.  000: RR dividing factor = 1 001: RR dividing factor = 2 010: RR dividing factor = 4 011: RR dividing factor = 8 100: RR dividing factor = 16 101: RR dividing factor = 32 110: RR dividing factor = 64 111: RR dividing factor = 128

## 15.7.6 Extended receive prescaler division register (SCIERPR)

This register allows setting of the extended prescaler rate division factor for the receive circuit.



RW

Figure 68. Transfer sequencing




Table 84. SR1 register description (continued)

Bit	Name	Function
1	M/SL	Master/Slave This bit is set by hardware as soon as the interface is in Master mode (writing START = 1). It is cleared by hardware after detecting a Stop condition on the bus or a loss of arbitration (ARLO = 1). It is also cleared when the interface is disabled (PE = 0).  0: Slave mode 1: Master mode
0	SB	Start bit (Master mode)  This bit is set by hardware as soon as the Start condition is generated (following a write START = 1). An interrupt is generated if ITE = 1. It is cleared by software reading SR1 register followed by writing the address byte in DR register. It is also cleared by hardware when the interface is disabled (PE = 0).  0: No Start condition  1: Start condition generated

# 16.7.3 I<sup>2</sup>C status register 2 (SR2)





Table 85. SR2 register description

Bit	Name	Function			
7:5	-	Reserved. Forced to 0 by hardware.			
4	AF	Acknowledge failure  This bit is set by hardware when no acknowledge is returned. An interrupt is generated if ITE = 1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE = 0).  The SCL line is not held low while AF = 1 but by other flags (SB or BTF) that are set at the same time.  0: No acknowledge failure  1: Acknowledge failure  Note: When an AF event occurs, the SCL line is not held low; however, the SDA line can remain low if the last bits transmitted are all 0. It is then necessary to release both lines by software.			
3	STOPF	Stop detection (Slave mode)  This bit is set by hardware when a Stop condition is detected on the bus after an acknowledge (if ACK = 1). An interrupt is generated if ITE = 1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE = 0).  The SCL line is not held low while STOPF = 1.  0: No Stop condition detected  1: Stop condition detected			

#### **Baud rate prescaler register (BRPR)**



R/W\_Standby mode

R/W\_Standby mode

#### Table 94. BRPR register description

Bit	Name	Function			
7:6	RJW[1:0]	Resynchronization Jump Width  These bits determine the maximum number of time quanta by which a bit period may be shortened or lengthened to achieve resynchronization. $t_{\text{RJW}} = t_{\text{CAN}} * (\text{RJW} + 1)$			
5:0	BRP[5:0]	Baud rate prescaler  These bits determine the CAN system clock cycle time or time quanta which is used to build up the individual bit timing. $t_{CAN} = t_{CPU} * (BRP + 1)$ Where $t_{CPU} = t_{CPU} = t_{C$			

The resulting baud rate can be computed by the formula:

$$\mathsf{BR} = \frac{1}{t_{\mathsf{CPU}} \times (\mathsf{BRP} + 1) \times (\mathsf{BS1} + \mathsf{BS2} + 3)}$$

Note:

Writing to this register is allowed only in Standby mode to prevent any accidental CAN protocol violation through programming errors.

#### Bit timing register (BTR)

 BTR
 Reset value: 23h

 7
 6
 5
 4
 3
 2
 1
 0

 Reserved
 BS2[2:0]
 BS1[3:0]
 BS1[3:0]
 R/W\_Standby mode

Table 95. BTR register description

Bit	Name	Function			
7	-	Reserved; must be kept at '0'			
6:4	BS2[2:0]	Bit Segment 2  These bits determine the length of Bit Segment 2. $t_{BS2} = t_{CAN} * (BS2 + 1)$			
3:0	Bit Segment 1 These bits determine the length of Bit Segment 1. $t_{BS1} = t_{CAN} * (BS1 + 1)$				

Note:

Writing to this register is allowed only in Standby mode to prevent any accidental CAN protocol violation through programming errors.

## **Buffer control/status registers (BCSRx)**





Table 104. BCSRx register description

Bit	Name	Function
7:4	-	Reserved; must be kept at '0'
3	ACC	Acceptance Code  Set by hardware with the message identifier of the highest priority filter which accepted the message stored in the buffer.  0: Match for Filter/Mask0. Possible match for Filter/Mask1.  1: No match for Filter/Mask0 and match for Filter/Mask1.  Reset by hardware when either RDY or RXIF is reset.
2	RDY	Message Ready  Set by hardware to signal that a new error-free message is available (LOCK = 0) or that a transmission request is pending (LOCK = 1).  Cleared by software when LOCK = 0 to release the buffer and to clear the corresponding RXIF bit in the Interrupt Status Register.  Cleared by hardware when LOCK = 1 to indicate that the transmission request has been serviced or cancelled.
1	BUSY	Busy Buffer  Set by hardware when the buffer is being filled (LOCK = 0) or emptied (LOCK = 1) and reset after the 2nd intermission bit.  Reset by hardware when the buffer is not accessed by the CAN core for transmission nor reception purposes.
0	LOCK	Lock Buffer  Set by software to lock a buffer. No more message can be received into the buffer thus preserving its content and making it available for transmission.  Cleared by software to make the buffer available for reception. Cancels any pending transmission request.  Cleared by hardware once a message has been successfully transmitted provided the early transmit interrupt mode is on. Left untouched otherwise.  Note that in order to prevent any message corruption or loss of context, LOCK cannot be set nor reset while BUSY is set. Trying to do so will result in LOCK not changing state.

Doc ID 17660 Rev 1 191/276

## Filter high registers (FHRx)



#### Table 105. FHRx register description

Bit	Name	Function			
7:0	FIL[11:4]	Acceptance Filter  These are the most significant 8 bits of a 12-bit message filter. The acceptance filter is compared bit by bit with the identifier and the RTR bit of the incoming message. If there is a match for the set of bits specified by the acceptance mask then the message is stored in a receive buffer.			


#### Filter low registers (FLRx)



#### Table 106. FLRx register description

Bit	Name	Function		
7:4	FIL[3:0]	Acceptance Filter These are the least significant 4 bits of a 12-bit message filter.		
3:0	-	Reserved; must be kept at '0'		

### Mask high registers (MHRx)



#### Table 107. MHRx register description

Bit	Name	Function				
7:0	MSK[11:4]	Acceptance Mask  These are the most significant 8 bits of a 12-bit message mask. The acceptance mask defines which bits of the acceptance filter should match the identifier and the RTR bit of the incoming message.  MSK[i] = 0: Don't care  MSK[i] = 1: Match required				



## 20.7 EMC (electromagnetic compatibility) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

#### 20.7.1 Functional EMS (electromagnetic susceptibility)

Based on a simple running application on the product (toggling two LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- ESD: Electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100pF capacitor until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results given in *Table 142* below are based on the EMS levels and classes defined in application note AN1709.

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### **Software recommendations**

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

#### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the  $\overline{\text{RESET}}$  pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electrical characteristics ST72521xx-Auto

## 20.9 Control pin characteristics

## 20.9.1 Asynchronous RESET pin

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified.

Table 148. Asynchronous RESET pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL</sub>	Input low level voltage <sup>(1)</sup>				0.16xV <sub>D</sub>	
- IL	parter termige				D	
V <sub>IH</sub>	Input high level voltage <sup>(1)</sup>		$0.85xV_D$			
VIH.	input high level voltage		D			V
V <sub>hys</sub>	Schmitt trigger voltage hysteresis <sup>(2)</sup>			2.5		
V <sub>OL</sub>	Output low level voltage <sup>(3)</sup>	$V_{DD} = 5V$ , $I_{IO} = +2mA$		0.2	0.5	
I <sub>IO</sub>	Input current on RESET pin			2		mA
R <sub>ON</sub>	Weak pull-up equivalent resistor		20	30	120	kΩ
+	Generated reset pulse duration	Stretch applied on external pulse	0		42 <sup>(4)</sup>	
<sup>t</sup> w(RSTL)out	deficialed reset pulse duration	Internal reset sources	20	30	42 <sup>(4)</sup>	μs
t <sub>h(RSTL)in</sub>	External reset pulse hold time <sup>(5)</sup>		2.5			
t <sub>g(RSTL)in</sub>	Filtered glitch duration <sup>(6)</sup>			200		ns

<sup>1.</sup> Data based on characterization results, not tested in production.

<sup>2.</sup> Hysteresis voltage between Schmitt trigger switching levels.

<sup>3.</sup> The  $I_{IO}$  current sunk must always respect the absolute maximum rating specified in Section 20.2.2 and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VSS}$ .

<sup>4.</sup> Data guaranteed by design, not tested in production.

<sup>5. &</sup>lt;u>To guar</u>antee the reset of the device, a minimum pulse has to be applied to the RESET pin. All short pulses applied on the RESET pin with a duration below t<sub>h(RSTL)in</sub> can be ignored.

<sup>6.</sup> The reset network (the resistor and two capacitors) protects the device against parasitic resets, especially in noisy environments

#### 20.11.3 CAN - Controller area network interface

Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified. Refer to *Chapter 9: I/O ports* for more details on the input/output alternate function characteristics (CANTX and CANRX).

Table 155. CAN characteristics

	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ĺ	t <sub>p(RX:TX)</sub>	CAN controller propagation time <sup>(1)</sup>				60	ns

<sup>1.</sup> Data based on simulation results, not tested in production

#### 20.12 10-bit ADC characteristics

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified.

Table 156. 10-bit ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>ADC</sub>	ADC clock frequency		0.4		2	MHz
V <sub>AREF</sub>	Analog reference voltage	$0.7*V_{DD} \le V_{AREF} \le V_{DD}$	3.8		$V_{DD}$	V
V <sub>AIN</sub>	Conversion voltage range		V <sub>SSA</sub>		V <sub>AREF</sub>	V
1	Positive input leakage current for	-40°C ≤ T <sub>A</sub> ≤ 85°C range			±250	nA
l <sub>lkg</sub>	analog input <sup>(1)</sup>	Other T <sub>A</sub> ranges			±1	μΑ
R <sub>AIN</sub>	External input impedance <sup>(2)</sup>				See	kΩ
C <sub>AIN</sub>	External capacitor on analog input				Figure 112	pF
f <sub>AIN</sub>	Variation frequency of analog input signal				and Figure 113	Hz
C <sub>ADC</sub>	Internal sample and hold capacitor			12		pF
t <sub>ADC</sub>	Conversion time (Sample + Hold) $f_{CPU} = 8 \text{ MHz}, \text{ speed} = 0,$ $f_{ADC} = 2 \text{ MHz}$			7.5		μs
t <sub>ADC</sub>	No. of sample capacitor loading cycles			4		1/f <sub>ADC</sub>
	No. of hold conversion cycles		11		,,,,,,	

Injecting negative current on adjacent pins may result in increased leakage currents. Software filtering of the converted analog value is recommended.

<sup>2.</sup> Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than 10kΩ). Data based on characterization results, not tested in production.

	ST72521-Auto Micr	ocontroller FASTRO	M/ROM Option List	
	(I	_ast update: July 2010	0)	
Customer:				·····
Reference:				
The FASTROM/ROM cod			anot be presented	
FASTROM/ROM code mu	ust be sent in .5 19 form	atnex extension car	mot be processed.	
Device Type/Memory Size	e/Package (check only o	one option): 		
FASTROM DEVICE:	60K	32K 		
LQFP80 14x14: LQFP64 14x14: LQFP64 10x10:	[] ST72P521(M9)T [] ST72P521(R9)T [] ST72P521(AR9)T	[] ST72P521(R [] ST72P521(A	19)T R9)T 	
ROM DEVICE:	 60K	32K		
LQFP80 14x14:	[] ST72521B(M9)T [] ST72521B(R9)T [] ST72521B(AR9)T	[] ST72521B(F	19)T	
Conditioning (check only of the conditioning check on the condit	one option): [] Tape & Reel [] A (-40° to +85°C) [] C (-40° to +125°C)	[] Tray		
Special Marking:	[] No	[] Yes "	" (10 characters	max) '-', '/' and spaces only.
Clock Source Selection:	[] MP: Mediui [] MS: Mediui [] HS: High s [] Internal RC	wer resonator (1 to 2 m power resonator (2 m speed resonator (4 peed resonator (8 to 1 is MP Medium Power	to 4 MHz) to 8 MHz)	te)
PLL (1)(2)	[] Disabled	[] Enabled		
LVD Reset	[] Disabled	[] High threshold	[] Med.threshold	[] Low threshold
Reset Delay	[] 256 Cycles	[] 4096 Cycles		
Watchdog Selection	[] Software Activation	n [] Hardware Activati	on	
Halt when Watchdog on	[] Reset	[] No reset		
Readout Protection	[] Disabled	[] Enabled		
Date	. Signature			
Note 1: PLL must be disa Note 2: The PLL can be e			Medium Power: 2~4 M	Hz".
CAUTION: The Readout		is inverted between R	OM and Flash products	s. The option byte checksur
will differ between ROM a	ila i laoil.			
		list from www.st.com.		



Known limitations ST72521xx-Auto

To avoid this, a semaphore is set to '1' before checking the level change. The semaphore is changed to level '0' inside the interrupt routine. When a level change is detected, the semaphore status is checked. If it is '1', it means that the last interrupt has been missed. In this case, the interrupt routine is invoked with the call instruction.

There is another possible case, that is, if PxOR or PxDDR are written to with global interrupts disabled (interrupt mask bit set). In this case, the semaphore is changed to '1' when the level change is detected. Detecting a missed interrupt is done after the global interrupts are enabled (interrupt mask bit reset) and by checking the status of the semaphore. If it is '1', it means that the last interrupt was missed and the interrupt routine is invoked with the call instruction.

To implement the workaround, the following software sequence is to be followed for writing into the PxOR/PxDDR registers. The example is for Port PF1 with falling edge interrupt sensitivity. The software sequence is given for both cases (global interrupts disabled / global interrupts enabled):

Case 1: Writing to PxOR or PxDDR with global interrupts enabled:

```
LD A, #01
LD sema, A
; set the semaphore to '1'
LD A, PFDR
AND A, #02
LD X,A
; store the level before writing to PxOR/PxDDR
LD A, #$90
LD PFDDR, A
; Write to PFDDR
LD A, #$ff
LD PFOR, A
 ; Write to PFOR
LD A, PFDR
AND A, #02
LD Y, A
; store the level after writing to PxOR/PxDDR
LD A, X
; check for falling edge
cp A, #02
jrne OUT
TNZ Y
jrne OUT
LD A, sema
```

Known limitations ST72521xx-Auto

```
; check for falling edge
cp A, #$02
jrne OUT
TNZ Y
jrne OUT
LD A, #$01
LD sema, A
; set the semaphore to '1' if edge is detected
; reset the interrupt mask
LD A, sema
; check the semaphore status
CP A, #$01
jrne OUT
call call_routine
; call the interrupt routine
RIM
OUT:
RIM
JP while_loop
.call_routine
; entry to call_routine
PUSH A
PUSH X
PUSH CC
.ext1_rt
; entry to interrupt routine
LD A, #$00
LD sema, A
```

IRET