



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	CANbus, I <sup>2</sup> C, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	64
Program Memory Size	60KB (60K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3.8V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st72f521m9tctr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


	6.4	Multi-c	oscillator (MO)	41
	6.5	Reset	sequence manager (RSM)	43
		6.5.1	Introduction	43
		6.5.2	Asynchronous external RESET pin	44
		6.5.3	External power-on RESET	44
		6.5.4	Internal low voltage detector (LVD) RESET	44
		6.5.5	Internal watchdog RESET	45
	6.6	Syster	n integrity management (SI)	46
		6.6.1	Low voltage detector (LVD)	46
		6.6.2	Auxiliary voltage detector (AVD)	47
		6.6.3	Low power modes	49
		6.6.4	Interrupts	49
		6.6.5	System Integrity (SI) Control/Status register (SICSR) .	50
7	Inter	rupts .		
	7.1	Introdu	uction	
	7.2	Maskir	ng and processing flow	
	7.3		pts and low power modes	
	7.4		rrent and nested management	
	7.5		pt register description	
	7.5	7.5.1	CPU CC register interrupt bits	
		7.5.2	Interrupt software priority registers (ISPRx)	
	7.6		al interrupts	
	7.0	7.6.1	I/O port interrupt sensitivity	
		7.6.2	External interrupt control register (EICR)	
		7.0.2		
8	Pow	er savir	ng modes	65
	8.1	Introdu	uction	65
	8.2	Slow n	node	65
	8.3	Wait m	node	
	8.4	Active	Halt and Halt modes	68
		8.4.1	Active Halt mode	68
		8.4.2	Halt mode	70
9	l/O n	oorts		
	9.1			
57			Doc ID 17660 Rev 1	3/276

		16.7.2	I2C status register 1 (SR1)	168
		16.7.3	I2C status register 2 (SR2)	170
		16.7.4	I2C clock control register (CCR)	171
		16.7.5	I2C data register (DR)	172
		16.7.6	I2C own address register (OAR1)	172
		16.7.7	I2C own address register (OAR2)	173
17	Cont	roller ar	ea network (CAN)	175
	17.1	Introdu	ction	175
	17.2	Main fe	atures	176
	17.3	Functio	nal description	176
		17.3.1	Frame formats	176
		17.3.2	Hardware blocks	177
		17.3.3	Modes of operation	179
		17.3.4	Bit timing logic	181
	17.4	Registe	er description	182
		17.4.1	General purpose registers	182
		17.4.2	Paged registers	187
	17.5	List of (	CAN cell limitations	196
		17.5.1	Omitted SOF bit	196
		17.5.2	CPU write access (more than one cycle) corrupts CAN frame	196
		17.5.3	Unexpected message transmission	197
		17.5.4	WKPS functionality	202
		17.5.5	Bus-off state not entered	203
18	10-bi	t A/D co	onverter (ADC)	205
	18.1	Introdu	ction	205
	18.2	Main fe	atures	205
	18.3	Functio	nal description	206
		18.3.1	A/D converter configuration	206
		18.3.2	Starting the conversion	206
		18.3.3	Changing the conversion channel	207
	18.4	Low po	wer modes	207
	18.5	Interrup	ots	207
	18.6		gisters	
		18.6.1	Control/status register (ADCCSR)	



22.1.1	Flash configuration
22.1.2	Flash ordering information
2 ROM d	evice ordering information and transfer of customer code 261
3 Develo	pment tools
22.3.1	Introduction
22.3.2	Evaluation tools and starter kits
22.3.3	Development and debugging tools
22.3.4	Programming tools
22.3.5	Socket and emulator adapter information
own limita	ations 267
1 All Flas	h and ROM devices 267
23.1.1	External RC option
23.1.2	Safe connection of OSC1/OSC2 pins
23.1.3	Reset pin protection with LVD enabled
23.1.4	Unexpected reset fetch
23.1.5	External interrupt missed
23.1.6	Clearing active interrupts outside interrupt routine
23.1.7	SCI wrong break duration
23.1.8	16-bit timer PWM mode
23.1.9	TIMD set simultaneously with OC interrupt
23.1.10	CAN cell limitations
23.1.11	I <sup>2</sup> C multimaster
2 All Flas	h devices
23.2.1	Internal RC oscillator with LVD
23.2.2	I/O behavior during ICC mode entry sequence
23.2.3	Readout protection with LVD 274
	22.1.2 2 ROM d 3 Develop 22.3.1 22.3.2 22.3.3 22.3.4 22.3.5 <b>nown limita</b> 1 All Flas 23.1.1 23.1.2 23.1.3 23.1.4 23.1.5 23.1.6 23.1.7 23.1.8 23.1.7 23.1.8 23.1.10 23.1.11 2 All Flas 23.2.1 23.2.2







### Monitoring a voltage on the EVD pin

This mode is selected by setting the AVDS bit in the SICSR register.

The AVD circuitry can generate an interrupt when the AVDIE bit of the SICSR register is set. This interrupt is generated on the rising and falling edges of the comparator output. This means it is generated when either one of these two events occur:

- V<sub>EVD</sub> rises up to V<sub>IT+(EVD)</sub>
- V<sub>EVD</sub> falls down to V<sub>IT-(EVD)</sub>

The EVD function is illustrated in Figure 16.

For more details, refer to Section 20: Electrical characteristics.



ST72521xx-Auto

48/276




Figure 28. Halt mode flowchart

1. WDGHALT is an option bit. See Section 22.1.1: Flash configuration on page 257 for more details.

- 2. Peripheral clocked with an external clock source can still be active.
- 3. Only some specific interrupts can exit the MCU from Halt mode (such as external interrupt). Refer to *Table 20: Interrupt mapping* for more details.
- 4. Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and recovered when the CC register is popped.






Figure 29. I/O port general block diagram

### Table 29.I/O port mode options

	Configuration mode	Pull-up	P-buffer	Diodes		
	Configuration mode	Pull-up	P-buller	to V <sub>DD</sub>	to V <sub>SS</sub>	
Input	Floating with/without Interrupt	Off	Off			
mput	Pull-up with/without Interrupt	On		- On	On	
	Push-pull	Off	On			
Output	Open-drain (logic level)	Oli	Off			
	True open-drain	NI	NI	NI <sup>(1)</sup>		

1. The diode to  $V_{DD}$  is not implemented in the true open-drain pads. A local protection between the pad and  $V_{SS}$  is implemented to protect the device against positive stress.

Legend:

- Off Implemented not activated
- On Implemented and activated
- NI Not implemented



Table 60. CR2 register description (continued)					
Bit	Name	Function			
5	OPM	<ul> <li>One Pulse Mode</li> <li>0: One Pulse Mode is not active.</li> <li>1: One Pulse Mode is active, the ICAP1 pin can be used to trigger one pulse on the OCMP1 pin; the active transition is given by the IEDG1 bit. The length of the generated pulse depends on the contents of the OC1R register.</li> </ul>			
4	PWM	<ul> <li>Pulse Width Modulation</li> <li>0: PWM mode is not active.</li> <li>1: PWM mode is active, the OCMP1 pin outputs a programmable cyclic signal; the length of the pulse depends on the value of OC1R register; the period depends on the value of OC2R register.</li> </ul>			
3:2	CC[1:0]	<i>Clock Control</i> The timer clock mode depends on these bits (see <i>Table 61</i> ).			
1	IEDG2	<ul> <li>Input Edge 2</li> <li>This bit determines which type of level transition on the ICAP2 pin will trigger the capture.</li> <li>0: A falling edge triggers the capture.</li> <li>1: A rising edge triggers the capture.</li> </ul>			
0	EXEDG	<ul> <li>External Clock Edge</li> <li>This bit determines which type of level transition on the external clock pin EXTCLK will trigger the counter register.</li> <li>0: A falling edge triggers the counter register.</li> <li>1: A rising edge triggers the counter register.</li> </ul>			


Table 60.	<b>CR2 register</b>	description (	(continued)	)
-----------	---------------------	---------------	-------------	---

### Table 61.Timer clock selection

Timer clock	CC1	CC0
f <sub>CPU</sub> / 4	0	0
f <sub>CPU</sub> / 2	0	1
f <sub>CPU</sub> / 8	1	0
External clock (where available) <sup>(1)</sup>	1	1

1. If the external clock pin is not available, programming the external clock configuration stops the counter.

### 13.7.3 Control/status register (CSR)





	- J						1	
Register label	7	6	5	4	3	2	1	0
CR1 Reset value	ICIE 0	OCIE 0	TOIE 0	FOLV2 0	FOLV1 0	OLVL2 0	IEDG1 0	OLVL1 0
CR2 Reset value	OC1E 0	OC2E 0	OPM 0	PWM 0	CC1 0	CC0 0	IEDG2 0	EXEDG 0
CSR Reset value	ICF1 x	OCF1 x	TOF x	ICF2 x	OCF2 x	TIMD 0	- X	- x
IC1HR Reset value	MSB x	x	x	x	х	x	x	LSB x
IC1LR Reset value	MSB x	x	x	x	х	x	x	LSB x
OC1HR Reset value	MSB 1	0	0	0	0	0	0	LSB 0
OC1LR Reset value	MSB 0	0	0	0	0	0	0	LSB 0
OC2HR Reset value	MSB 1	0	0	0	0	0	0	LSB 0
OC2LR Reset value	MSB 0	0	0	0	0	0	0	LSB 0
CHR Reset value	MSB 1	1	1	1	1	1	1	LSB 1
CLR Reset value	MSB 1	1	1	1	1	1	0	LSB 0
ACHR Reset value	MSB 1	1	1	1	1	1	1	LSB 1
ACLR Reset value	MSB 1	1	1	1	1	1	0	LSB 0
IC2HR Reset value	MSB x	x	x	x	x	x	x	LSB x
IC2LR Reset value	MSB x	x	x	x	x	x	x	LSB x
	Register label CR1 Reset value CR2 Reset value CSR Reset value IC1HR Reset value IC1LR Reset value OC1HR Reset value OC1HR Reset value OC2HR Reset value CLR Reset value CLR Reset value IC2LR Reset value IC2HR	Register label7CR1 Reset valueICIE 0CR2 Reset valueOC1E 0CSR Reset valueICF1 xIC1HR Reset valueMSB xIC1LR Reset valueMSB xOC1HR Reset valueMSB 1OC1LR Reset valueMSB 1OC1LR Reset valueMSB 1OC2HR Reset valueMSB 1OC2LR Reset valueMSB 1OC2LR Reset valueMSB 1OC2LR Reset valueMSB 1OC2LR Reset valueMSB 1ACHR Reset valueMSB 1ACLR Reset valueMSB 1IC2HR Reset valueMSB 1IC2HR Reset valueMSB 1IC2HR Reset valueMSB 1IC2HR Reset valueMSB 1IC2HR Reset valueMSB 1IC2LRMSB 1	Register label76CR1 Reset valueICIE 0OCIE 0CR2 Reset valueOC1E 0OC2E 0CSR Reset valueICF1 xOCF1 xIC1HR Reset valueMSB xxIC1LR Reset valueMSB xxOC1HR Reset valueMSB 10OC1LR Reset valueMSB 10OC2HR Reset valueMSB 10OC2LR Reset valueMSB 10OC2LR Reset valueMSB 11CLR Reset valueMSB 11ACHR Reset valueMSB 11ACLR Reset valueMSB 11IC2HR Reset valueMSB 11IC2HR Reset valueMSB 11ACLR Reset valueMSB 11IC2HR Reset valueMSB 11IC2HR Reset valueMSB 11IC2HR Reset valueMSB 11	Register label765CR1 Reset valueICIE 0OCIE 0TOIE 0CR2 Reset valueOC1E 0OC2E 0OPM 0CSR Reset valueICF1 xOCF1 xTOF xIC1HR Reset valueMSB xxxIC1LR Reset valueMSB 	Iabel7654CR1 Reset valueICIE 0OCIE 0OCIE 0TOIE 0FOLV2 0CR2 Reset valueOC1E 0OC2E 0OPM 0PWM 0CSR Reset valueICF1 xOCF1 xTOF xICF2 xIC1HR Reset valueMSB xxxIC1LR Reset valueMSB xxxIC1LR Reset valueMSB xxxOC1HR Reset valueMSB 100OC1LR Reset valueMSB 100OC2HR Reset valueMSB 100OC2LR Reset valueMSB 100OC2LR Reset valueMSB 111CLR Reset valueMSB 111CLR Reset valueMSB 111ACHR Reset valueMSB 111ACHR Reset valueMSB 111IC2LRMSB XxxIC2LRMSB Xxx	Register label76543CR1 Reset valueICIE 0OCIE 0TOIE 0FOLV2 0FOLV1 0CR2 Reset valueOC1E 0OC2E 0OPM 0PWM 0CC1 0CR2 Reset valueOC1E 3OC2E xOPM xPWM xCC1 0CSR Reset valueICF1 xOCF1 xTOF xICF2 xOCF2 xIC1HR Reset valueMSB xxxxxIC1LR Reset valueMSB xxxxxOC1HR Reset valueMSB 3xxxxOC1HR Reset valueMSB 30000OC1LR Reset valueMSB 30000OC2LR Reset valueMSB 30000OC2LR Reset valueMSB 30000OC2LR Reset valueMSB 31111CLR Reset valueMSB 31111ACLR Reset valueMSB 31111IC2LRMSB Reset valueMSB 3xxxx	Register label765432CR1 Reset valueICIE 0OCIE 0TOIE 0FOLV2 0FOLV1 0OLV12 0CR2 Reset valueOC1E 0OC2E 0OPM 0PWM 0CC1 0CC0 0CSR Reset valueICF1 xOCF1 xTOF xICF2 xOCF2 xTIMD xCSR Reset valueICF1 xOCF1 xTOF xICF2 xOCF2 xTIMD xIC1HR Reset valueMSB xxxxxxIC1LR Reset valueMSB 10000OC1HR Reset valueMSB 10000OC1LR Reset valueMSB 10000OC2HR Reset valueMSB 10000OC2LR Reset valueMSB 11111CLR Reset valueMSB 11111CLR Reset valueMSB 11111CLR Reset valueMSB 11111ACHR Reset valueMSB 11111ACLR Reset valueMSB 11111IC2LRMSB XxxxxxIC2LRMSB11111	Register label7654321CR1 Reset valueICIE 0OCIE 0TOIE 0FOLV2 0FOLV1 0OLVL2 0IEDG1 0CR2 Reset valueOC1E 0OC2E 0OPM 0PWM 0CC1 0CC0 0IEDG2 0CSR Reset valueICF1 xOCF1 xTOF xICF2 xOCF2 xTIMD xIC1HR Reset valueMSB xxxxxxIC1LR Reset valueMSB xxxxxxIC1LR Reset valueMSB xxxxxxIC1LR Reset valueMSB xxxxxxOC1HR Reset valueMSB 1000000OC1LR Reset valueMSB 1000000OC2LR Reset valueMSB 1000000OC2LR Reset valueMSB 111111CLR Reset valueMSB 111111CLR Reset valueMSB 111111ACHR Reset valueMSB 111111ACLR Reset valueMSB 111111ACLR Reset valueMSB 1xxxxxxACLR 

 Table 63.
 16-bit timer register map and reset values

### **Related documentation**

SCI software communications using 16-bit timer (AN 973) Real-time Clock with ST7 Timer Output Compare (AN 974) Driving a buzzer through the ST7 Timer PWM function (AN 976) Using ST7 PWM signal to generate analog input (sinusoid) (AN1041) UART emulation software (AN1046) PWM duty cycle switch implementing true 0 or 100 per cent duty cycle (AN1078) Starting a PWM signal directly at high level using the ST7 16-bit timer (AN1504)



### 14.3.4 Master mode transmit sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift register and then shifted out serially to the MOSI pin most significant bit first.

When data transfer is complete:

- The SPIF bit is set by hardware
- An interrupt request is generated if the SPIE bit is set and the interrupt mask in the CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

- 1. An access to the SPICSR register while the SPIF bit is set
- 2. A read to the SPIDR register.

Note: While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

### 14.3.5 Slave mode operation

In slave mode, the serial clock is received on the SCK pin from the master device.

- To operate the SPI in slave mode:
- 1. Write to the SPICSR register to perform the following actions:
  - a) Select the clock polarity and clock phase by configuring the CPOL and CPHA bits (see *Figure 59*).
- Note: The slave must have the same CPOL and CPHA settings as the master.
  - b) Manage the  $\overline{SS}$  pin as described in *Slave select management on page 126* and *Figure 57*. If CPHA = 1,  $\overline{SS}$  must be held low continuously. If CPHA = 0,  $\overline{SS}$  must be held low during byte transmission and pulled up between each byte to let the slave write in the shift register.
  - 2. Write to the SPICR register to clear the MSTR bit and set the SPE bit to enable the SPI I/O functions.

### 14.3.6 Slave mode transmit sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift register and then shifted out serially to the MISO pin most significant bit first.

The transmit sequence begins when the slave device receives the clock signal and the most significant bit of the data on its MOSI pin.

When data transfer is complete:

- The SPIF bit is set by hardware.
- An interrupt request is generated if SPIE bit is set and interrupt mask in the CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

- 1. An access to the SPICSR register while the SPIF bit is set
- 2. A write or a read to the SPIDR register
- *Note:* While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.





### 15.4.2 Transmitter

The transmitter can send data words of either 8 or 9 bits depending on the M bit status. When the M bit is set, word length is 9 bits and the 9th bit (the MSB) has to be stored in the T8 bit in the SCICR1 register.

### Character transmission

During an SCI transmission, data shifts out least significant bit first on the TDO pin. In this mode, the SCIDR register consists of a buffer (TDR) between the internal bus and the transmit shift register (see *Figure 62*).

### Procedure

- 1. Select the M bit to define the word length.
- 2. Select the desired baud rate using the SCIBRR and the SCIETPR registers.
- 3. Set the TE bit to assign the TDO pin to the alternate function and to send an idle frame as first transmission.
- 4. Access the SCISR register and write the data to send in the SCIDR register (this sequence clears the TDRE bit). Repeat this sequence for each data to be transmitted.

Clearing the TDRE bit is always performed by the following software sequence:

- 1. An access to the SCISR register
- 2. A write to the SCIDR register

The TDRE bit is set by hardware and it indicates:

- The TDR register is empty.
- The data transfer is beginning.
- The next data can be written in the SCIDR register without overwriting the previous data.

This flag generates an interrupt if the TIE bit is set and the I bit is cleared in the CCR register.

When a transmission is taking place, a write instruction to the SCIDR register stores the data in the TDR register and which is copied in the shift register at the end of the current transmission.

When no transmission is taking place, a write instruction to the SCIDR register places the data directly in the shift register, the data transmission starts, and the TDRE bit is immediately set.

When a frame transmission is complete (after the stop bit) the TC bit is set and an interrupt is generated if the TCIE is set and the I bit is cleared in the CCR register.

Clearing the TC bit is performed by the following software sequence:

- 1. An access to the SCISR register
- 2. A write to the SCIDR register

Note: The TDRE and TC bits are cleared by the same software sequence.

### **Break characters**

Setting the SBK bit loads the shift register with a break character. The break frame length depends on the M bit (see *Figure 63*).

As long as the SBK bit is set, the SCI send break frames to the TDO pin. After clearing this



bit by software the SCI insert a logic 1 bit at the end of the last break frame to guarantee the recognition of the start bit of the next frame.

#### **Idle characters**

Setting the TE bit drives the SCI to send an idle frame before the first data frame.

Clearing and then setting the TE bit during a transmission sends an idle frame after the current word.

Note: Resetting and setting the TE bit causes the data in the TDR register to be lost. Therefore the best time to toggle the TE bit is when the TDRE bit is set, that is, before writing the next byte in the SCIDR.

### 15.4.3 Receiver

The SCI can receive data words of either 8 or 9 bits. When the M bit is set, word length is 9 bits and the MSB is stored in the R8 bit in the SCICR1 register.

#### **Character reception**

During a SCI reception, data shifts in least significant bit first through the RDI pin. In this mode, the SCIDR register consists or a buffer (RDR) between the internal bus and the received shift register (see *Figure 62*).

#### Procedure

- 1. Select the M bit to define the word length.
- 2. Select the desired baud rate using the SCIBRR and the SCIERPR registers.
- 3. Set the RE bit, this enables the receiver which begins searching for a start bit.

When a character is received:

- The RDRF bit is set. It indicates that the content of the shift register is transferred to the RDR.
- An interrupt is generated if the RIE bit is set and the I bit is cleared in the CCR register.
- The error flags can be set if a frame error, noise or an overrun error has been detected during reception.

Clearing the RDRF bit is performed by the following software sequence done by:

- 1. An access to the SCISR register
- 2. A read to the SCIDR register.

The RDRF bit must be cleared before the end of the reception of the next character to avoid an overrun error.

#### **Break character**

When a break character is received, the SCI handles it as a framing error.

#### Idle character

When an idle frame is detected, there is the same procedure as a data received character plus an interrupt if the ILIE bit is set and the I bit is cleared in the CCR register.

#### **Overrun error**

An overrun error occurs when a character is received when RDRF has not been reset. Data cannot be transferred from the shift register to the RDR register as long as the RDRF bit is not cleared.



Doc ID 17660 Rev 1

#### Slave address transmission

Then the slave address is sent to the SDA line via the internal shift register.

- In 7-bit addressing mode, one address byte is sent.
- In 10-bit addressing mode, sending the first byte including the header sequence causes the following event:
  - The EVF bit is set by hardware with interrupt generation if the ITE bit is set.

Then the master waits for a read of the SR1 register followed by a write in the DR register, holding the SCL line low (see *Figure 68: Transfer sequencing* EV9).

Then the second address byte is sent by the interface.

After completion of this transfer (and acknowledge from the slave if the ACK bit is set):

• The EVF bit is set by hardware with interrupt generation if the ITE bit is set.

Then the master waits for a read of the SR1 register followed by a write in the CR register (for example set PE bit), **holding the SCL line low** (see *Figure 68: Transfer sequencing* EV6).

Next, the master must enter Receiver or Transmitter mode.

Note: In 10-bit addressing mode, to switch the master to Receiver mode, software must generate a repeated Start condition and resend the header sequence with the least significant bit set (11110xx1).

#### **Master receiver**

Following the address transmission and after SR1 and CR registers have been accessed, the master receives bytes from the SDA line into the DR register via the internal shift register. After each byte the interface generates in sequence:

- Acknowledge pulse if the ACK bit is set
- EVF and BTF bits are set by hardware with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR1 register followed by a read of the DR register, **holding the SCL line low** (see *Figure 68: Transfer sequencing* EV7).

To close the communication: Before reading the last byte from the DR register, set the STOP bit to generate the Stop condition. The interface goes automatically back to slave mode (M/SL bit cleared).

*Note:* In order to generate the non-acknowledge pulse after the last received data byte, the ACK bit must be cleared just before reading the second last data byte.

#### **Master transmitter**

Following the address transmission and after SR1 register has been read, the master sends bytes from the DR register to the SDA line via the internal shift register.

The master waits for a read of the SR1 register followed by a write in the DR register, holding the SCL line low (see *Figure 68: Transfer sequencing* EV8).


When the acknowledge bit is received, the interface sets:

• EVF and BTF bits with an interrupt if the ITE bit is set.

To close the communication: After writing the last byte to the DR register, set the STOP bit to generate the Stop condition. The interface goes automatically back to slave mode (M/SL bit cleared).



#### Figure 68. Transfer sequencing



### 17.2 Main features

- Support of CAN specification 2.0A and 2.0B passive
- 3 prioritized 10-byte Transmit/Receive message buffers
- 2 programmable global 12-bit message acceptance filters
- Programmable baud rates up to 1 Mbit/s
- Buffer flip-flopping capability in transmission
- Maskable interrupts for transmit, receive (one per buffer), error and wake-up
- Automatic low-power mode after 20 recessive bits or on demand (standby mode)
- Interrupt-driven wake-up from standby mode upon reception of dominant pulse
- Optional dominant pulse transmission on leaving standby mode
- Automatic message queuing for transmission upon writing of data byte 7
- Programmable loop-back mode for self-test operation
- Advanced error detection and diagnosis functions
- Software-efficient buffer mapping at a unique address space
- Scalable architecture

# 17.3 Functional description

### 17.3.1 Frame formats

A summary of all the CAN frame formats is given in *Figure 71* for reference. It covers only the standard frame format since the extended one is only acknowledged.

A message begins with a start bit called Start Of Frame (SOF). This bit is followed by the arbitration field which contains the 11-bit identifier (ID) and the Remote Transmission Request bit (RTR). The RTR bit indicates whether it is a data frame or a remote request frame. A remote request frame does not have any data byte.

The control field contains the Identifier Extension bit (IDE), which indicates standard or extended format, a reserved bit (ro) and, in the last four bits, a count of the data bytes (DLC). The data field ranges from zero to eight bytes and is followed by the Cyclic Redundancy Check (CRC) used as a frame integrity check for detecting bit errors.

The acknowledgement (ACK) field comprises the ACK slot and the ACK delimiter. The bit in the ACK slot is placed on the bus by the transmitter as a recessive bit (logical 1). It is overwritten as a dominant bit (logical 0) by those receivers which have at this time received the data correctly. In this way, the transmitting node can be assured that at least one receiver has correctly received its message.

# *Note:* Messages are acknowledged by the receivers regardless of the outcome of the acceptance test.

The end of the message is indicated by the End Of Frame (EOF). The intermission field defines the minimum number of bit periods separating consecutive messages. If there is no subsequent bus access by any station, the bus remains idle.



### Resync

The resynchronization mode is used to find the correct entry point for starting transmission or reception after the node has gone asynchronous either by going into the Standby or bus-off states.

Resynchronization is achieved when 128 sequences of 11 recessive bits have been monitored unless the node is not bus-off and the FSYN bit in the CSR register is set in which case a single sequence of 11 recessive bits needs to be monitored.

### Idle

The CAN controller looks for one of the following events: The RUN bit is reset, a Start Of Frame appears on the CAN bus or the DATA7 register of the currently active page is written to.

### Transmission

Once the LOCK bit of a Buffer Control/Status Register (BCSRx) has been set and read back as such, a transmit job can be submitted by writing to the DATA7 register. The message with the highest priority will be transmitted as soon as the CAN bus becomes idle. Among those messages with a pending transmission request, the highest priority is given to Buffer 3, then 2 and 1. If the transmission fails due to a lost arbitration or to an error while the NRTX bit of the CSR register is reset, then a new transmission attempt is performed. This goes on until the transmission ends successfully or until the job is cancelled by unlocking the buffer, by setting the NRTX bit or if the node ever enters bus-off or if a higher priority message becomes pending. The RDY bit in the BCSRx register, which was set since the job was submitted, gets reset. When a transmission is in progress, the BUSY bit in the BCSRx register is set. If it ends successfully then the TXIF bit in the Interrupt Status Register (ISR) is set, otherwise the TEIF bit is set. An interrupt is generated in either case provided the TXIE and TEIE bits of the ICR register are set.

Note:

Setting the SRTE bit of the CSR register allows transmitted messages to be simultaneously received when they pass the acceptance filtering. This is particularly useful for checking the integrity of the communication path.

### Reception

Once the CAN controller has synchronized itself onto the bus activity, it is ready for reception of new messages. The identifier of every incoming message is compared to the acceptance filters. If the bitwise comparison of the selected bits ends up with a match for at least one of the filters then that message is elected for reception and a target buffer is searched for. This buffer will be the first one - order is 1 to 3 - that has the LOCK and RDY bits of its BCSRx register reset.

- When no such buffer exists then an overrun interrupt is generated if the ORIE bit of the ICR register has been set. In this case the identifier of the last message is made available in the Last Identifier Register (LIDHR and LIDLR) at least until it is overwritten by a new identifier picked-up from the bus.
- When a buffer does exist, the accepted message gets written into it, the ACC bit in the BCSRx register gets the number of the matching filter, the RDY and RXIF bits get set and an interrupt is generated if the RXIE bit in the ISR register is set.

Up to three messages can be automatically received without intervention from the CPU because each buffer has its own set of status bits, greatly reducing the reactiveness requirements in the processing of the receive interrupts.



## Interrupt control register (ICR)

ICR						Rese	et value: 00h
7	6	5	4	3	2	1	0
Reserved	ESCI	RXIE	TXIE	SCIE	ORIE	TEIE	Reserved
-	RSC	RSC	RSC	RSC	RSC	RSC	-

### Table 92. ICR register description

Bit	Name	Function
7	-	Reserved; must be kept at '0'
6	ESCI	Extended Status Change Interrupt Set by software to specify that SCIF is to be set on receive errors also. Cleared by software to set SCIF only on status changes and wake-up but not on all receive errors.
5	RXIE	Receive Interrupt Enable Set by software to enable an interrupt request whenever a message has been received free of errors. Cleared by software to disable receive interrupt requests.
4	TXIE	Transmit Interrupt Enable Set by software to enable an interrupt request whenever a message has been successfully transmitted. Cleared by software to disable transmit interrupt requests.
3	SCIE	Status Change Interrupt Enable Set by software to enable an interrupt request whenever the node's status changes in run mode or whenever a dominant pulse is received in standby mode. Cleared by software to disable status change interrupt requests.
2	ORIE	Overrun Interrupt Enable Set by software to enable an interrupt request whenever a message should be stored and no receive buffer is available. Cleared by software to disable overrun interrupt requests.
1	TEIE	Transmit Error Interrupt Enable Set by software to enable an interrupt whenever an error has been detected during transmission of a message. Cleared by software to disable transmit error interrupts.
0	-	Reserved; must be kept at '0'



### **Receive error counter register (RECR)**

RECR						Rese	et value: 00h
7	6	5	4	3	2	1	0
			REC	[7:0]			
RO							

### Table 100. RECR register description

Bit	Name	Function
7:0	REC[7:0]	Receive Error Counter This is the Receive Error Counter implementing part of the fault confinement mechanism of the CAN protocol. In case of an error during reception, this counter is incremented by 1 or by 8 depending on the error condition as defined by the CAN standard. After every successful reception the counter is decremented by 1 or reset to 120 if its value was higher than 128. When the counter value exceeds 127, the CAN controller enters the error passive state.

### Identifier high registers (IDHRx)

IDHRx Reset value: Undefined							
7	6	5	4	3	2	1	0
ID[10:3]							
 R/W							

### Table 101. IDHRx register description

Bit	Name	Function
7:0	ID[10:3]	Message Identifier (MSB) These are the most significant 8 bits of the 11-bit message identifier. The identifier acts as the message's name, used for bus access arbitration and acceptance filtering.



### Buffer control/status registers (BCSRx)

BCSRx Reset va								et value: 00h
	7	6	5	4	3	2	1	0
	Reserved				ACC	RDY	BUSY	LOCK
_	-				RO	RC	RO	RSC

### Table 104. BCSRx register description

Bit	Name	Function				
7:4	-	Reserved; must be kept at '0'				
3	ACC	<ul> <li>Acceptance Code</li> <li>Set by hardware with the message identifier of the highest priority filter which accepted the message stored in the buffer.</li> <li>0: Match for Filter/Mask0. Possible match for Filter/Mask1.</li> <li>1: No match for Filter/Mask0 and match for Filter/Mask1.</li> <li>Reset by hardware when either RDY or RXIF is reset.</li> </ul>				
2	RDY	Message Ready Set by hardware to signal that a new error-free message is available (LOCK = 0) or that a transmission request is pending (LOCK = 1). Cleared by software when LOCK = 0 to release the buffer and to clear the corresponding RXIF bit in the Interrupt Status Register. Cleared by hardware when LOCK = 1 to indicate that the transmission request has been serviced or cancelled.				
1	BUSY	Busy Buffer Set by hardware when the buffer is being filled (LOCK = 0) or emptied (LOCK = 1) and reset after the 2nd intermission bit. Reset by hardware when the buffer is not accessed by the CAN core for transmission nor reception purposes.				
0	LOCK	<ul> <li>Lock Buffer</li> <li>Set by software to lock a buffer. No more message can be received into the buffer thus preserving its content and making it available for transmission.</li> <li>Cleared by software to make the buffer available for reception. Cancels any pending transmission request.</li> <li>Cleared by hardware once a message has been successfully transmitted provided the early transmit interrupt mode is on. Left untouched otherwise.</li> <li>Note that in order to prevent any message corruption or loss of context, LOCK cannot be set nor reset while BUSY is set. Trying to do so will result in LOCK not changing state.</li> </ul>				



#### Supply current characteristics 20.4

The following current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To obtain the total device consumption, the two current values must be added (except for Halt mode, for which the clock is stopped).

#### 20.4.1 Current consumption

Table 131. Current consumption

Symbol	Parameter	Conditions	Flash devices		ROM devices		Unit	
			Тур	Max <sup>(1)</sup>	Тур	Max <sup>(1)</sup>		
	Supply current in Run mode <sup>(2)</sup>		1.3 2.0 3.6 7.1	3.0 5.0 8.0 15.0	1.3 2.0 3.6 7.1	2.0 3.0 5.0 10.0	mA	
	Supply current in Slow mode <sup>(2)</sup>	$      f_{OSC} = 2 \text{ MHz}, \  f_{CPU} = 62.5 \text{ kHz} \\       f_{OSC} = 4 \text{ MHz}, \  f_{CPU} = 125 \text{ kHz} \\       f_{OSC} = 8 \text{ MHz}, \  f_{CPU} = 250 \text{ kHz} \\       f_{OSC} = 16 \text{ MHz}, \  f_{CPU} = 500 \text{ kHz} $	600 700 800 1100	2700 3000 3600 4000	600 700 800 1100	1800 2100 2400 3000	μΑ	
I <sub>DD</sub>	Supply current in Wait mode <sup>(2)</sup>		1.0 1.5 2.5 4.5	3.0 4.0 5.0 7.0	1.0 1.5 2.5 4.5	1.3 2.0 3.3 6.0	mA	
	Supply current in Slow Wait mode <sup>(2)</sup>	$      f_{OSC} = 2 \text{ MHz}, \  f_{CPU} = 62.5 \text{ kHz} \\       f_{OSC} = 4 \text{ MHz}, \  f_{CPU} = 125 \text{ kHz} \\       f_{OSC} = 8 \text{ MHz}, \  f_{CPU} = 250 \text{ kHz} \\       f_{OSC} = 16 \text{ MHz}, \  f_{CPU} = 500 \text{ kHz} $	580 650 770 1050	1200 1300 1800 2000	70 100 200 350	200 300 600 1200	μΑ	
	Supply current in	$-40^{\circ}C \le T_A \le +85^{\circ}C$	<1	10	<1	10	μΑ	
	Halt mode <sup>(3)</sup>	-40°C <u>≤</u> T <sub>A</sub> <u>≤</u> +125°C	<1	50	<1	50		
I <sub>DD</sub>	Supply current in Active Halt mode <sup>(4)</sup>	$f_{OSC} = 2 \text{ MHz}$ $f_{OSC} = 4 \text{ MHz}$ $f_{OSC} = 8 \text{ MHz}$ $f_{OSC} = 16 \text{ MHz}$	80 160 325 650	No max. guaran- teed	15 30 60 120	25 50 100 200	μΑ	

1. Data based on characterization results, tested in production at V<sub>DD</sub> max. and f<sub>CPU</sub> max.

2.

Measurements are done in the following conditions: - Program executed from RAM, CPU running with RAM access. The increase in consumption when executing from Flash is 50%

- All I/O pins in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load)

- All peripherals in reset state.

- LVD disabled.

- Clock input (OSC1) driven by external square wave.
- In Slow and Slow Wait mode, f<sub>CPU</sub> is based on f<sub>OSC</sub> divided by 32.
- To obtain the total current consumption of the device, add the clock source (*Section 20.4.2*) and the peripheral power

consumption (Section 20.4.3)

- 3. All I/O pins in push-pull 0 mode (when applicable) with a static value at V<sub>DD</sub> or VSS (no load), LVD disabled. Data based on characterization results, tested in production at V<sub>DD</sub> max. and f<sub>CPU</sub> max.
- Data based on characterization results, not tested in production. All I/O pins in push-pull 0 mode (when applicable) with a static value at  $V_{DD}$  or  $V_{SS}$  (no load); clock input (OSC1) driven by external square wave, LVD disabled. To obtain the total current consumption of the device, add the clock source consumption (*Section 20.4.2*). 4.



### 23.2 All Flash devices

### 23.2.1 Internal RC oscillator with LVD

The internal RC can only be used if LVD is enabled.

### 23.2.2 I/O behavior during ICC mode entry sequence

### Symptom

In 80-pin devices (Flash), both ports G and H are forced to output push-pull during ICC mode entry sequence. 80-pin ROM devices are not impacted by this issue.

### Details

To enable programming of all Flash sectors, the device must leave USER mode and be configured in ICC mode. Once in ICC mode, the ICC protocol enables an ST7 microcontroller to communicate with an external controller (such as a PC). ICC mode is entered by applying 39 pulses on the ICCDATA signal during reset. To enter ICC mode, the device goes through other modes, some modes are critical because the I/Os PG[7:0] and PH[7:0] are forced to output push-pull.

### Impact on the application

The PG and PH I/O ports are forced to output push-pull during three pulses on ICCDATA. In certain circumstances, this behavior can lead to a short-circuit between the I/O signals and  $V_{DD}$ ,  $V_{SS}$  or an output signal of another application component.

In addition, switching these I/Os to output mode can cause the application to leave reset state, disturbing the ICC communication and preventing the user from programming the Flash.

### 23.2.3 Readout protection with LVD

The LVD is not supported if readout protection is enabled.

