



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	CANbus, I <sup>2</sup> C, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3.8V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/st72f521r6tctr">https://www.e-xfl.com/product-detail/stmicroelectronics/st72f521r6tctr</a>

6.4	Multi-oscillator (MO) . . . . .	41
6.5	Reset sequence manager (RSM) . . . . .	43
6.5.1	Introduction . . . . .	43
6.5.2	Asynchronous external RESET pin . . . . .	44
6.5.3	External power-on RESET . . . . .	44
6.5.4	Internal low voltage detector (LVD) RESET . . . . .	44
6.5.5	Internal watchdog RESET . . . . .	45
6.6	System integrity management (SI) . . . . .	46
6.6.1	Low voltage detector (LVD) . . . . .	46
6.6.2	Auxiliary voltage detector (AVD) . . . . .	47
6.6.3	Low power modes . . . . .	49
6.6.4	Interrupts . . . . .	49
6.6.5	System Integrity (SI) Control/Status register (SICSR) . . . . .	50
<b>7</b>	<b>Interrupts . . . . .</b>	<b>52</b>
7.1	Introduction . . . . .	52
7.2	Masking and processing flow . . . . .	52
7.3	Interrupts and low power modes . . . . .	55
7.4	Concurrent and nested management . . . . .	55
7.5	Interrupt register description . . . . .	56
7.5.1	CPU CC register interrupt bits . . . . .	56
7.5.2	Interrupt software priority registers (ISPRx) . . . . .	57
7.6	External interrupts . . . . .	60
7.6.1	I/O port interrupt sensitivity . . . . .	60
7.6.2	External interrupt control register (EICR) . . . . .	62
<b>8</b>	<b>Power saving modes . . . . .</b>	<b>65</b>
8.1	Introduction . . . . .	65
8.2	Slow mode . . . . .	65
8.3	Wait mode . . . . .	66
8.4	Active Halt and Halt modes . . . . .	68
8.4.1	Active Halt mode . . . . .	68
8.4.2	Halt mode . . . . .	70
<b>9</b>	<b>I/O ports . . . . .</b>	<b>73</b>
9.1	Introduction . . . . .	73

9.2	Functional description .....	73
9.2.1	Input modes .....	73
9.2.2	Output modes .....	74
9.2.3	Alternate functions .....	74
9.3	I/O port implementation .....	77
9.4	Low power modes .....	78
9.5	Interrupts .....	78
<b>10</b>	<b>Watchdog timer (WDG) .....</b>	<b>80</b>
10.1	Introduction .....	80
10.2	Main features .....	80
10.3	Functional description .....	80
10.4	How to program the watchdog timeout .....	81
10.5	Low power modes .....	83
10.6	Hardware watchdog option .....	83
10.7	Using Halt mode with the WDG (WDGHALT option) .....	83
10.8	Interrupts .....	83
10.9	Register description .....	84
10.9.1	Control register (WDGCR) .....	84
<b>11</b>	<b>Main clock controller with real-time clock and beeper (MCC/RTC) ..</b>	<b>85</b>
11.1	Introduction .....	85
11.2	Programmable CPU clock prescaler .....	85
11.3	Clock-out capability .....	85
11.4	Real-time clock timer (RTC) .....	85
11.5	Beeper .....	85
11.6	Low power modes .....	86
11.7	Interrupts .....	86
11.8	Main clock controller registers .....	87
11.8.1	MCC control/status register (MCCSR) .....	87
11.8.2	MCC beep control register (MCCBCR) .....	88
<b>12</b>	<b>PWM auto-reload timer (ART) .....</b>	<b>90</b>
12.1	Introduction .....	90
12.2	Functional description .....	91

12.2.1	Counter . . . . .	91
12.2.2	Counter clock and prescaler . . . . .	91
12.2.3	Counter and prescaler initialization . . . . .	91
12.2.4	Output compare control . . . . .	91
12.2.5	Independent PWM signal generation . . . . .	92
12.2.6	Output compare and time base interrupt . . . . .	93
12.2.7	External clock and event detector mode . . . . .	93
12.2.8	Input capture function . . . . .	94
12.2.9	External interrupt capability . . . . .	95
12.3	ART registers . . . . .	96
12.3.1	Control/status register (ARTCSR) . . . . .	96
12.3.2	Counter access register (ARTCAR) . . . . .	97
12.3.3	Auto-reload register (ARTARR) . . . . .	97
12.3.4	PWM control register (PWMCR) . . . . .	98
12.3.5	Duty cycle registers (PWMDCRx) . . . . .	99
12.3.6	Input capture control / status register (ARTICCSR) . . . . .	99
12.3.7	Input capture registers (ARTICRx) . . . . .	100
<b>13</b>	<b>16-bit timer . . . . .</b>	<b>101</b>
13.1	Introduction . . . . .	101
13.2	Main features . . . . .	101
13.3	Functional description . . . . .	102
13.3.1	Counter . . . . .	102
13.3.2	External clock . . . . .	105
13.3.3	Input capture . . . . .	106
13.3.4	Output compare . . . . .	108
13.3.5	Forced compare output capability . . . . .	109
13.3.6	One Pulse mode . . . . .	111
13.3.7	Pulse width modulation mode . . . . .	113
13.4	Low power modes . . . . .	115
13.5	Interrupts . . . . .	115
13.6	Summary of timer modes . . . . .	115
13.7	16-bit timer registers . . . . .	116
13.7.1	Control register 1 (CR1) . . . . .	116
13.7.2	Control register 2 (CR2) . . . . .	117
13.7.3	Control/status register (CSR) . . . . .	118

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	Device summary . . . . .	19
Table 3.	Device pin description . . . . .	23
Table 4.	Hardware register map . . . . .	28
Table 5.	Sectors available in Flash devices . . . . .	32
Table 6.	Flash control/status register address and reset value . . . . .	35
Table 7.	Arithmetic management bits . . . . .	37
Table 8.	Interrupt management bits . . . . .	38
Table 9.	Interrupt software priority selection . . . . .	38
Table 10.	ST7 clock sources . . . . .	42
Table 11.	Effect of low power modes on SI . . . . .	49
Table 12.	AVD interrupt control/wake-up capability . . . . .	49
Table 13.	SICSR description . . . . .	50
Table 14.	Reset source flags . . . . .	50
Table 15.	Interrupt software priority levels . . . . .	53
Table 16.	CPU CC register interrupt bits description . . . . .	56
Table 17.	Interrupt software priority levels . . . . .	57
Table 18.	Interrupt priority bits . . . . .	57
Table 19.	Interrupt dedicated instruction set . . . . .	58
Table 20.	Interrupt mapping . . . . .	59
Table 21.	EICR register description . . . . .	62
Table 22.	Interrupt sensitivity - ei2 (port B3..0) . . . . .	63
Table 23.	Interrupt sensitivity - ei3 (port B7..4) . . . . .	63
Table 24.	Interrupt sensitivity - ei0 (port A3..0) . . . . .	63
Table 25.	Interrupt sensitivity - ei1 (port F2..0) . . . . .	63
Table 26.	Nested interrupts register map and reset values . . . . .	64
Table 27.	MCC/RTC low power mode selection . . . . .	68
Table 28.	I/O output mode selection . . . . .	74
Table 29.	I/O port mode options . . . . .	75
Table 30.	I/O port configurations . . . . .	76
Table 31.	I/O port configuration . . . . .	77
Table 32.	Effect of low power modes on I/O ports . . . . .	78
Table 33.	I/O port interrupt control/wake-up capability . . . . .	78
Table 34.	I/O port register map and reset values . . . . .	79
Table 35.	Effect of low power modes on WDG . . . . .	83
Table 36.	WDGCR register description . . . . .	84
Table 37.	Watchdog timer register map and reset values . . . . .	84
Table 38.	Effect of low power modes on MCC/RTC . . . . .	86
Table 39.	MCC/RTC interrupt control/wake-up capability . . . . .	86
Table 40.	MCCCSR register description . . . . .	87
Table 41.	Time base selection . . . . .	88
Table 42.	MCCBCR register description . . . . .	88
Table 43.	Beep frequency selection . . . . .	88
Table 44.	Main clock controller register map and reset values . . . . .	89
Table 45.	ARTCSR register description . . . . .	96
Table 46.	Prescaler selection for ART . . . . .	96
Table 47.	ARTCAR register description . . . . .	97
Table 48.	ARTAAR register description . . . . .	97


Table 153. I <sup>2</sup> C control interface characteristics . . . . .	247
Table 154. SCL frequency table . . . . .	248
Table 155. CAN characteristics . . . . .	249
Table 156. 10-bit ADC characteristics . . . . .	249
Table 157. ADC accuracy . . . . .	252
Table 158. 80-pin low profile quad flat package mechanical data . . . . .	253
Table 159. 64-pin (14x14) low profile quad flat package mechanical data . . . . .	254
Table 160. 64-pin (10x10) low profile quad flat package mechanical data . . . . .	255
Table 161. Thermal characteristics . . . . .	256
Table 162. Flash option bytes . . . . .	257
Table 163. Option byte 0 bit description . . . . .	257
Table 164. Option byte 1 bit description . . . . .	258
Table 165. Package selection (OPT7) . . . . .	259
Table 166. Oscillator frequency range selection (OPT3:1) . . . . .	259
Table 167. STMicroelectronics development tools . . . . .	266
Table 168. Suggested list of socket types . . . . .	266
Table 169. CAN cell limitations . . . . .	273
Table 170. Document revision history . . . . .	275


### 6.5.5 Internal watchdog RESET

The RESET sequence generated by an internal Watchdog counter overflow is shown in [Figure 13](#).

Starting from the Watchdog counter underflow, the device **RESET** pin acts as an output that is pulled low during at least  $t_{w(RSTL)out}$ .

**Figure 13.** RESET sequences



**Figure 14.** Low voltage detector versus reset

### 6.6.2 Auxiliary voltage detector (AVD)

The auxiliary voltage detector function (AVD) is based on an analog comparison between a  $V_{IT-(AVD)}$  and  $V_{IT+(AVD)}$  reference value and the  $V_{DD}$  main supply or the external EVD pin voltage level ( $V_{EVD}$ ). The  $V_{IT-}$  reference value for falling voltage is lower than the  $V_{IT+}$  reference value for rising voltage in order to avoid parasitic detection (hysteresis).

The output of the AVD comparator can be read directly by the application software through a real-time status bit (AVDF) in the SICSR register. This bit is read only.

**Caution:** The AVD function is active only if the LVD is enabled through the option byte.

#### Monitoring the $V_{DD}$ main supply

This mode is selected by clearing the AVDS bit in the SICSR register.

The AVD voltage threshold value is relative to the selected LVD threshold configured by option byte (see [Section 22.1.1: Flash configuration on page 257](#)).

If the AVD interrupt is enabled, an interrupt is generated when the voltage crosses the  $V_{IT+(AVD)}$  or  $V_{IT-(AVD)}$  threshold (AVDF bit toggles).



In the case of a drop in voltage, the AVD interrupt acts as an early warning, allowing software to shut down safely before the LVD resets the microcontroller. See [Figure 15](#).

The interrupt on the rising edge is used to inform the application that the  $V_{DD}$  warning state is over.

If the voltage rise time  $t_{rv}$  is less than 256 or 4096 CPU cycles (depending on the reset delay selected by option byte), no AVD interrupt will be generated when  $V_{IT+(AVD)}$  is reached.

If  $t_{rv}$  is greater than 256 or 4096 cycles

- two AVD interrupts will be received if the AVD interrupt is enabled **before** the  $V_{IT+(AVD)}$  threshold is reached: the first when the AVDIE bit is set, and the second when the threshold is reached.
- only one AVD interrupt will occur if the AVD interrupt is enabled **after** the  $V_{IT+(AVD)}$  threshold is reached.

**Figure 37.** PWM auto-reload timer function**Figure 38.** PWM signal from 0% to 100% duty cycle

### 12.2.6 Output compare and time base interrupt

On overflow, the OVF flag of the ARTCSR register is set and an overflow interrupt request is generated if the overflow interrupt enable bit, OIE, in the ARTCSR register, is set. The OVF flag must be reset by the user software. This interrupt can be used as a time base in the application.

### 12.2.7 External clock and event detector mode

Using the  $f_{EXT}$  external prescaler input clock, the auto-reload timer can be used as an external clock event detector. In this mode, the ARTARR register is used to select the  $n_{EVENT}$  number of events to be counted before setting the OVF flag.

$$n_{EVENT} = 256 - ARTARR$$

**Caution:** The external clock function is not available in Halt mode. If Halt mode is used in the application, prior to executing the HALT instruction, the counter must be disabled by clearing the TCE bit in the ARTCSR register to avoid spurious counter increments.

**Table 66.** SPICR register description (continued)

Bit	Name	Function
1:0	SPR[1:0]	<p><i>Serial Clock Frequency</i></p> <p>These bits are set and cleared by software. Used with the SPR2 bit, they select the baud rate of the SPI serial clock SCK output by the SPI in master mode.</p> <p><i>Note: These 2 bits have no effect in slave mode.</i></p>

**Table 67.** SPI master mode SCK frequency

Serial clock	SPR2	SPR1	SPR0
$f_{CPU}/4$	1	0	0
$f_{CPU}/8$	0	0	0
$f_{CPU}/16$	0	0	1
$f_{CPU}/32$	1	1	0
$f_{CPU}/64$	0	1	0
$f_{CPU}/128$	0	1	1


#### 14.8.2 Control/status register (SPICSR)

SPICSR								Reset value: 0000 0000 (00h)
7	6	5	4	3	2	1	0	
SPIF	WCOL	OVR	MODF	Reserved	SOD	SSM	SSI	
RO	RO	RO	RO	-	RW	RW	RW	

**Table 68.** SPICSR register description

Bit	Name	Function
7	SPIF	<p><i>Serial Peripheral Data Transfer Flag</i></p> <p>This bit is set by hardware when a transfer has been completed. An interrupt is generated if SPIE = 1 in the SPICR register. It is cleared by a software sequence (an access to the SPICSR register followed by a write or a read to the SPIDR register).</p> <p>0: Data transfer is in progress or the flag has been cleared 1: Data transfer between the device and an external device has been completed. While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.</p>
6	WCOL	<p><i>Write Collision status</i></p> <p>This bit is set by hardware when a write to the SPIDR register is done during a transmit sequence. It is cleared by a software sequence (see <a href="#">Figure 60</a>).</p> <p>0: No write collision occurred. 1: A write collision has been detected.</p>
5	OVR	<p><i>SPI Overrun error</i></p> <p>This bit is set by hardware when the byte currently being received in the shift register is ready to be transferred into the SPIDR register while SPIF = 1 (see <a href="#">Overrun condition (OVR) on page 131</a>). An interrupt is generated if SPIE = 1 in SPICR register. The OVR bit is cleared by software reading the SPICSR register.</p> <p>0: No overrun error 1: Overrun error detected</p>

Figure 62. SCI block diagram



### 15.7.2 Control register 1 (SCICR1)

SCICR1								Reset value: X000 0000 (x0h)
7	6	5	4	3	2	1	0	
R8	T8	SCID	M	WAKE	PCE	PS	PIE	
RW	RW	RW	RW	RW	RW	RW	RW	

**Table 74. SCICR1 register description**

Bit	Name	Function
7	R8	<i>Receive data bit 8</i> This bit is used to store the 9th bit of the received word when M = 1.
6	T8	<i>Transmit data bit 8</i> This bit is used to store the 9th bit of the transmitted word when M = 1.
5	SCID	<i>Disabled for low power consumption</i> When this bit is set the SCI prescalers and outputs are stopped and the end of the current byte transfer in order to reduce power consumption. This bit is set and cleared by software. 0: SCI enabled 1: SCI prescaler and outputs disabled
4	M	<i>Word length</i> This bit determines the word length. It is set or cleared by software. 0: 1 Start bit, 8 Data bits, 1 Stop bit 1: 1 Start bit, 9 Data bits, 1 Stop bit <i>Note: The M bit must not be modified during a data transfer (both transmission and reception).</i>
3	WAKE	<i>Wake-up method</i> This bit determines the SCI wake-up method. It is set or cleared by software. 0: Idle line 1: Address mark
2	PCE	<i>Parity control enable</i> This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M = 1; 8th bit if M = 0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission). 0: Parity control disabled 1: Parity control enabled
1	PS	<i>Parity selection</i> This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte. 0: Even parity 1: Odd parity

## 16 I<sup>2</sup>C bus interface (I2C)

### 16.1 Introduction

The I<sup>2</sup>C bus interface serves as an interface between the microcontroller and the serial I<sup>2</sup>C bus. It provides both multimaster and slave functions, and controls all I<sup>2</sup>C bus-specific sequencing, protocol, arbitration and timing. It supports fast I<sup>2</sup>C mode (400 kHz).

### 16.2 Main features

- Parallel-bus/I<sup>2</sup>C protocol converter
- Multimaster capability
- 7-bit/10-bit addressing
- SMBus V1.1 compliant
- Transmitter/Receiver flag
- End-of-byte transmission flag
- Transfer problem detection

#### 16.2.1 I<sup>2</sup>C master features

- Clock generation
- I<sup>2</sup>C bus busy flag
- Arbitration Lost flag
- End of byte transmission flag
- Transmitter/Receiver flag
- Start bit detection flag
- Start and Stop generation

#### 16.2.2 I<sup>2</sup>C slave features


- Stop bit detection
- I<sup>2</sup>C bus busy flag
- Detection of misplaced start or stop condition
- Programmable I<sup>2</sup>C address detection
- Transfer problem detection
- End-of-byte transmission flag
- Transmitter/Receiver flag

## 17 Controller area network (CAN)

### 17.1 Introduction

This peripheral is designed to support serial data exchanges using a multimaster contention based priority scheme as described in CAN specification Rev. 2.0 part A. It can also be connected to a 2.0 B network without problems, since extended frames are checked for correctness and acknowledged accordingly although such frames cannot be transmitted nor received. The same applies to overload frames which are recognized but never initiated.

**Figure 70. CAN block diagram**



**Filter high registers (FHRx)**

FHRx								Reset value: Undefined
7	6	5	4	3	2	1	0	
FIL[11:4]								
R/W								

**Table 105. FHRx register description**

Bit	Name	Function
7:0	FIL[11:4]	<p><i>Acceptance Filter</i></p> <p>These are the most significant 8 bits of a 12-bit message filter. The acceptance filter is compared bit by bit with the identifier and the RTR bit of the incoming message. If there is a match for the set of bits specified by the acceptance mask then the message is stored in a receive buffer.</p>

**Filter low registers (FLRx)**

FLRx								Reset value: Undefined
7	6	5	4	3	2	1	0	
FIL[3:0]								Reserved
R/W								-

**Table 106. FLRx register description**

Bit	Name	Function
7:4	FIL[3:0]	<p><i>Acceptance Filter</i></p> <p>These are the least significant 4 bits of a 12-bit message filter.</p>
3:0	-	Reserved; must be kept at '0'

**Mask high registers (MHRx)**

MHRx								Reset value: Undefined
7	6	5	4	3	2	1	0	
MSK[11:4]								
R/W								

**Table 107. MHRx register description**

Bit	Name	Function
7:0	MSK[11:4]	<p><i>Acceptance Mask</i></p> <p>These are the most significant 8 bits of a 12-bit message mask. The acceptance mask defines which bits of the acceptance filter should match the identifier and the RTR bit of the incoming message.</p> <p>MSK[i] = 0: Don't care</p> <p>MSK[i] = 1: Match required</p>

**Table 112.** ADCCSR register description (continued)

Bit	Name	Function
5	ADON	<p><i>A/D Converter on</i></p> <p>This bit is set and cleared by software. 0: Disable ADC and stop conversion 1: Enable ADC and start conversion</p>
4	-	Reserved. Must be kept cleared
3:0	CH[3:0]	<p><i>Channel Selection</i></p> <p>These bits are set and cleared by software. They select the analog input to convert.</p> <p>0000: Channel pin = AIN0      0001: Channel pin = AIN1      0010: Channel pin = AIN2      0011: Channel pin = AIN3      0100: Channel pin = AIN4      0101: Channel pin = AIN5      0110: Channel pin = AIN6      0111: Channel pin = AIN7      1000: Channel pin = AIN8      1001: Channel pin = AIN9      1010: Channel pin = AIN10      1011: Channel pin = AIN11      1100: Channel pin = AIN12      1101: Channel pin = AIN13      1110: Channel pin = AIN14      1111: Channel pin = AIN15</p> <p><i>Note: The number of channels is device dependent. Refer to the device pinout description.</i></p>

### 18.6.2 Data register (ADCDRH)

ADCDRH								Reset value: 0000 0000 (00h)
7	6	5	4	3	2	1	0	
D[9:2]								
RO								

**Table 113.** ADCDRH register description

Bit	Name	Function
7:0	D[9:2]	MSB of Converted Analog Value

### 20.4.3 On-chip peripherals

Measured on LQFP64 generic board  $T_A = 25^\circ\text{C}$ ,  $f_{\text{CPU}} = 4 \text{ MHz}$ .

**Table 133. On-chip peripherals current consumption**

Symbol	Parameter	Conditions	Typ	Unit
$I_{DD(\text{TIM})}$	16-bit timer supply current <sup>(1)</sup>	$V_{DD} = 5.0\text{V}$	50	$\mu\text{A}$
$I_{DD(\text{ART})}$	ART PWM supply current <sup>(2)</sup>	$V_{DD} = 5.0\text{V}$	75	$\mu\text{A}$
$I_{DD(\text{SPI})}$	SPI supply current <sup>(3)</sup>	$V_{DD} = 5.0\text{V}$	400	$\mu\text{A}$
$I_{DD(\text{SCI})}$	SCI supply current <sup>(4)</sup>			
$I_{DD(\text{I2C})}$	I2C supply current <sup>(5)</sup>	$V_{DD} = 5.0\text{V}$	175	$\mu\text{A}$
$I_{DD(\text{ADC})}$	ADC supply current when converting <sup>(6)</sup>	$V_{DD} = 5.0\text{V}$	400	$\mu\text{A}$
$I_{DD(\text{CAN})}$	CAN supply current <sup>(7)</sup>	$V_{DD} = 5.0\text{V}$	400	$\mu\text{A}$

1. Data based on a differential  $I_{DD}$  measurement between reset configuration (timer counter running at  $f_{\text{CPU}}/4$ ) and timer counter stopped (only TIMD bit set). Data valid for one timer.
2. Data based on a differential  $I_{DD}$  measurement between reset configuration (timer stopped) and timer counter enabled (only TCE bit set).
3. Data based on a differential  $I_{DD}$  measurement between reset configuration (SPI disabled) and a permanent SPI master communication at maximum speed (data sent equal to 55h). This measurement includes the pad toggling consumption.
4. Data based on a differential  $I_{DD}$  measurement between SCI low power state (SCID = 1) and a permanent SCI data transmit sequence.
5. Data based on a differential  $I_{DD}$  measurement between reset configuration (I2C disabled) and a permanent I2C master communication at 100 kHz (data sent equal to 55h). This measurement includes the pad toggling consumption (27k ohm external pull-up on clock and data lines).
6. Data based on a differential  $I_{DD}$  measurement between reset configuration and continuous A/D conversions.
7. Data based on a differential  $I_{DD}$  measurement between reset configuration (CAN disabled) and a permanent CAN data transmit sequence with RX and TX connected together. This measurement include the pad toggling consumption.

## 20.5 Clock and timing characteristics

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$ .

### 20.5.1 General timings

**Table 134. General timings**

Symbol	Parameter	Conditions	Min	Typ <sup>(1)</sup>	Max	Unit
$t_c(\text{INST})$	Instruction cycle time	$f_{CPU} = 8 \text{ MHz}$	2	3	12	$t_{CPU}$
			250	375	1500	ns
$t_v(\text{IT})$	Interrupt reaction time <sup>(2)</sup> $t_v(\text{IT}) = \Delta t_c(\text{INST}) + 10$	$f_{CPU} = 8 \text{ MHz}$	10		22	$t_{CPU}$
			1.25		2.75	$\mu\text{s}$

1. Data based on typical application software.

2. Time measured between interrupt event and interrupt vector fetch.  $\Delta t_c(\text{INST})$  is the number of  $t_{CPU}$  cycles needed to finish the current instruction execution.


### 20.5.2 External clock source

**Table 135. External clock source**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{OSC1H}$	OSC1 input pin high level voltage	See <i>Figure 93</i>	0.7x $V_{DD}$		$V_{DD}$	V
$V_{OSC1L}$	OSC1 input pin low level voltage		$V_{SS}$		0.3x $V_{DD}$	
$t_w(OSC1H)$ $t_w(OSC1L)$	OSC1 high or low time <sup>(1)</sup>		5			ns
$t_r(OSC1)$ $t_f(OSC1)$	OSC1 rise or fall time <sup>(1)</sup>				15	
$I_{lkg}$	OSC1 input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$			$\pm 1$	$\mu\text{A}$

1. Data based on design simulation and/or technology characteristics, not tested in production.

**Figure 93. Typical application with an external clock source**



### 20.11.2 I<sup>2</sup>C - inter IC control interface

Subject to general operating conditions for V<sub>DD</sub>, f<sub>CPU</sub>, and T<sub>A</sub> unless otherwise specified.

Refer to [Section 20.8: I/O port pin characteristics](#) for more details on the input/output alternate function characteristics (SDAI and SCLI). The ST7 I2C interface meets the requirements of the standard I2C communication protocol described in the following table.

**Table 153. I<sup>2</sup>C control interface characteristics**

Symbol	Parameter	Standard mode I <sup>2</sup> C		Fast mode I <sup>2</sup> C <sup>(1)</sup>		Unit
		Min <sup>(2)</sup>	Max <sup>(2)</sup>	Min <sup>(2)</sup>	Max <sup>(2)</sup>	
t <sub>w</sub> (SCLL)	SCL clock low time	4.7		1.3		μs
t <sub>w</sub> (SCLH)	SCL clock high time	4.0		0.6		
t <sub>su</sub> (SDA)	SDA setup time	250		100		ns
t <sub>h</sub> (SDA)	SDA data hold time	0 <sup>(3)</sup>		0 <sup>(4)</sup>	900 <sup>(3)</sup>	
t <sub>r</sub> (SDA) t <sub>r</sub> (SCL)	SDA and SCL rise time		1000	20+0.1C <sub>b</sub>	300	ns
t <sub>f</sub> (SDA) t <sub>f</sub> (SCL)	SDA and SCL fall time		300			
t <sub>h</sub> (STA)	START condition hold time	4.0		0.6		μs
t <sub>su</sub> (STA)	Repeated START condition setup time	4.7				
t <sub>su</sub> (STO)	STOP condition setup time	4.0				
t <sub>w</sub> (STO:STA)	STOP to START condition time (bus free)	4.7		1.3		
C <sub>b</sub>	Capacitive load for each bus line		400		400	pF


1. At 4 MHz f<sub>CPU</sub>, maximum I<sup>2</sup>C speed (400 kHz) is not achievable. In this case, maximum I<sup>2</sup>C speed will be approximately 260 kHz.

2. Data based on standard I<sup>2</sup>C protocol requirement, not tested in production.

3. The maximum hold time of the START condition has only to be met if the interface does not stretch the low period of SCL signal.


4. The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.

**Figure 112.  $R_{AIN}$  maximum versus  $f_{ADC}$  with  $C_{AIN} = 0\text{pF}^{(1)}$**




1.  $C_{PARASITIC}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (3pF). A high  $C_{PARASITIC}$  value will downgrade conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced.

**Figure 113. Recommended  $C_{AIN}$  and  $R_{AIN}$  values<sup>(1)</sup>**



1. This graph shows that, depending on the input signal variation ( $f_{AIN}$ ),  $C_{AIN}$  can be increased for stabilization time and decreased to allow the use of a larger serial resistor ( $R_{AIN}$ ).

**Figure 114. Typical A/D converter application**



### 20.12.1 Analog power supply and reference pins

Depending on the MCU pin count, the package may feature separate  $V_{AREF}$  and  $V_{SSA}$  analog power supply pins. These pins supply power to the A/D converter cell and function as the high and low reference voltages for the conversion.

Separation of the digital and analog power pins allow board designers to improve A/D performance. Conversion accuracy can be impacted by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines (see [Section 20.12.2: General PCB design guidelines](#)).

## 24 Revision history

**Table 170. Document revision history**

Date	Revision	Changes
12-Jul-2010	1	Initial release