




Welcome to [E-XFL.COM](#)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

|                                 |                                                                                                                                                                 |
|---------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Active                                                                                                                                                          |
| Core Processor                  | ARM® Cortex® -A9                                                                                                                                                |
| Number of Cores/Bus Width       | 2 Core, 32-Bit                                                                                                                                                  |
| Speed                           | 852MHz                                                                                                                                                          |
| Co-Processors/DSP               | Multimedia; NEON™ SIMD                                                                                                                                          |
| RAM Controllers                 | LPDDR2, LVDDR3, DDR3                                                                                                                                            |
| Graphics Acceleration           | Yes                                                                                                                                                             |
| Display & Interface Controllers | Keypad, LCD                                                                                                                                                     |
| Ethernet                        | 10/100/1000Mbps (1)                                                                                                                                             |
| SATA                            | SATA 3Gbps (1)                                                                                                                                                  |
| USB                             | USB 2.0 + PHY (4)                                                                                                                                               |
| Voltage - I/O                   | 1.8V, 2.5V, 2.8V, 3.3V                                                                                                                                          |
| Operating Temperature           | -40°C ~ 125°C (TJ)                                                                                                                                              |
| Security Features               | ARM TZ, Boot Security, Cryptography, RTIC, Secure Fusebox, Secure JTAG, Secure Memory, Secure RTC, Tamper Detection                                             |
| Package / Case                  | 624-FBGA, FCBGA                                                                                                                                                 |
| Supplier Device Package         | 624-FCBGA (21x21)                                                                                                                                               |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mcimx6d4avt08aer">https://www.e-xfl.com/product-detail/nxp-semiconductors/mcimx6d4avt08aer</a> |

Table 2. i.MX 6Dual/6Quad Modules List (continued)

| Block Mnemonic                                                 | Block Name                              | Subsystem                  | Brief Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|----------------------------------------------------------------|-----------------------------------------|----------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| GPU2Dv2                                                        | Graphics Processing Unit-2D, ver. 2     | Multimedia Peripherals     | The GPU2Dv2 provides hardware acceleration for 2D graphics algorithms, such as Bit BLT, stretch BLT, and many other 2D functions.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| GPU3Dv4                                                        | Graphics Processing Unit-3D, ver. 4     | Multimedia Peripherals     | The GPU2Dv4 provides hardware acceleration for 3D graphics algorithms with sufficient processor power to run desktop quality interactive graphics applications on displays up to HD1080 resolution. The GPU3D provides OpenGL ES 2.0, including extensions, OpenGL ES 1.1, and OpenVG 1.1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| GPUVGv2                                                        | Vector Graphics Processing Unit, ver. 2 | Multimedia Peripherals     | OpenVG graphics accelerator provides OpenVG 1.1 support as well as other accelerations, including Real-time hardware curve tessellation of lines, quadratic and cubic Bezier curves, 16x Line Anti-aliasing, and various Vector Drawing functions.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| HDMI Tx                                                        | HDMI Tx interface                       | Multimedia Peripherals     | The HDMI module provides HDMI standard interface port to an HDMI 1.4 compliant display.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| HSI                                                            | MIPI HSI interface                      | Connectivity Peripherals   | The MIPI HSI provides a standard MIPI interface to the applications processor.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| I <sup>2</sup> C-1<br>I <sup>2</sup> C-2<br>I <sup>2</sup> C-3 | I <sup>2</sup> C Interface              | Connectivity Peripherals   | I <sup>2</sup> C provide serial interface for external devices. Data rates of up to 400 kbps are supported.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| IOMUXC                                                         | IOMUX Control                           | System Control Peripherals | This module enables flexible IO multiplexing. Each IO pad has default and several alternate functions. The alternate functions are software configurable.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| IPUv3H-1<br>IPUv3H-2                                           | Image Processing Unit, ver. 3H          | Multimedia Peripherals     | IPUv3H enables connectivity to displays and video sources, relevant processing and synchronization and control capabilities, allowing autonomous operation.<br>The IPUv3H supports concurrent output to two display ports and concurrent input from two camera ports, through the following interfaces: <ul style="list-style-type: none"> <li>• Parallel Interfaces for both display and camera</li> <li>• Single/dual channel LVDS display interface</li> <li>• HDMI transmitter</li> <li>• MIPI/DSI transmitter</li> <li>• MIPI/CSI-2 receiver</li> </ul> The processing includes: <ul style="list-style-type: none"> <li>• Image conversions: resizing, rotation, inversion, and color space conversion</li> <li>• A high-quality de-interlacing filter</li> <li>• Video/graphics combining</li> <li>• Image enhancement: color adjustment and gamut mapping, gamma correction, and contrast enhancement</li> <li>• Support for display backlight reduction</li> </ul> |
| KPP                                                            | Key Pad Port                            | Connectivity Peripherals   | KPP Supports 8 x 8 external key pad matrix. KPP features are: <ul style="list-style-type: none"> <li>• Open drain design</li> <li>• Glitch suppression circuit design</li> <li>• Multiple keys detection</li> <li>• Standby key press detection</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |

- At power up, an internal ring oscillator is used. After crystal oscillator is stable, the clock circuit switches over to the crystal oscillator automatically.
- Higher accuracy than ring oscillator.
- If no external crystal is present, then the ring oscillator is used.

The decision to choose a clock source should be based on real-time clock use and precision timeout.

### 4.1.5 Maximum Measured Supply Currents

Power consumption is highly dependent on the application. Estimating the maximum supply currents required for power supply design is difficult because the use case that requires maximum supply current is not a realistic use case.

To help illustrate the effect of the application on power consumption, data was collected while running industry standard benchmarks that are designed to be compute and graphic intensive. The results provided are intended to be used as guidelines for power supply design.

Description of test conditions:

- The Power Virus data shown in [Table 8](#) represent a use case designed specifically to show the maximum current consumption possible for the ARM core complex. All cores are running at the defined maximum frequency and are limited to L1 cache accesses only to ensure no pipeline stalls. Although a valid condition, it would have a very limited, if any, practical use case, and be limited to an extremely low duty cycle unless the intention was to specifically cause the worst case power consumption.
- EEMBC CoreMark: Benchmark designed specifically for the purpose of measuring the performance of a CPU core. More information available at [www.eembc.org/coremark](http://www.eembc.org/coremark). Note that this benchmark is designed as a core performance benchmark, not a power benchmark. This use case is provided as an example of power consumption that would be typical in a computationally-intensive application rather than the Power Virus.
- 3DMark Mobile 2011: Suite of benchmarks designed for the purpose of measuring graphics and overall system performance. More information available at [www.rightware.com/benchmarks](http://www.rightware.com/benchmarks). Note that this benchmark is designed as a graphics performance benchmark, not a power benchmark. This use case is provided as an example of power consumption that would be typical in a very graphics-intensive application.
- Devices used for the tests were from the high current end of the expected process variation.

The NXP power management IC, MMPF0100xxxx, which is targeted for the i.MX 6 series processor family, supports the power consumption shown in [Table 8](#), however a robust thermal design is required for the increased system power dissipation.

See the *i.MX 6Dual/6Quad Power Consumption Measurement Application Note* (AN4509) for more details on typical power consumption under various use case definitions.

- When the PCIe interface is not used, the PCIe\_VP, PCIe\_VPH, and PCIe\_VPTX supplies should be grounded. The input and output supplies for rest of the ports (PCIe\_REXT, PCIe\_RX\_N, PCIe\_RX\_P, PCIe\_TX\_N, and PCIe\_TX\_P) can remain unconnected. It is recommended not to turn the PCIe\_VPH supply OFF while the PCIe\_VP supply is ON, as it may lead to excessive power consumption. If boundary scan test is used, PCIe\_VP, PCIe\_VPH, and PCIe\_VPTX must remain powered.

### 4.3 Integrated LDO Voltage Regulator Parameters

Various internal supplies can be powered ON from internal LDO voltage regulators. All the supply pins named \*\_CAP must be connected to external capacitors. The onboard LDOs are intended for internal use only and should not be used to power any external circuitry. See the i.MX 6Dual/6Quad reference manual (IMX6DQRM) for details on the power tree scheme recommended operation.

#### NOTE

The \*\_CAP signals should not be powered externally. These signals are intended for internal LDO or LDO bypass operation only.

#### 4.3.1 Digital Regulators (LDO\_ARM, LDO\_PU, LDO\_SOC)

There are three digital LDO regulators (“Digital”, because of the logic loads that they drive, not because of their construction). The advantages of the regulators are to reduce the input supply variation because of their input supply ripple rejection and their on die trimming. This translates into more voltage for the die producing higher operating frequencies. These regulators have three basic modes.

- Bypass. The regulation FET is switched fully on passing the external voltage, DCDC\_LOW, to the load unaltered. The analog part of the regulator is powered down in this state, removing any loss other than the IR drop through the power grid and FET.
- Power Gate. The regulation FET is switched fully off limiting the current draw from the supply. The analog part of the regulator is powered down here limiting the power consumption.
- Analog regulation mode. The regulation FET is controlled such that the output voltage of the regulator equals the programmed target voltage. The target voltage is fully programmable in 25 mV steps.

Optionally LDO\_SOC/VDD\_SOC\_CAP can be used to power the HDMI, PCIe, and SATA PHY's through external connections.

For additional information, see the i.MX 6Dual/6Quad reference manual (IMX6DQRM).

#### 4.3.2 Regulators for Analog Modules

##### 4.3.2.1 LDO\_1P1 / NVCC\_PLL\_OUT

The LDO\_1P1 regulator implements a programmable linear-regulator function from VDD\_HIGH\_IN (see [Table 6](#) for minimum and maximum input requirements). Typical Programming Operating Range is 1.0 V to 1.2 V with the nominal default setting as 1.1 V. The LDO\_1P1 supplies the 24 MHz oscillator, PLLs, and USB PHY. A programmable brown-out detector is included in the regulator that can be used by the

system to determine when the load capability of the regulator is being exceeded to take the necessary steps. Current-limiting can be enabled to allow for in-rush current requirements during start-up, if needed. Active-pull-down can also be enabled for systems requiring this feature.

For information on external capacitor requirements for this regulator, see the Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors (IMX6DQ6SDLHDG).

For additional information, see the i.MX 6Dual/6Quad reference manual (IMX6DQRM).

#### 4.3.2.2 LDO\_2P5

The LDO\_2P5 module implements a programmable linear-regulator function from VDD\_HIGH\_IN (see Table 6 for min and max input requirements). Typical Programming Operating Range is 2.25 V to 2.75 V with the nominal default setting as 2.5 V. The LDO\_2P5 supplies the SATA PHY, USB PHY, LVDS PHY, HDMI PHY, MIPI PHY, E-fuse module and PLLs. A programmable brown-out detector is included in the regulator that can be used by the system to determine when the load capability of the regulator is being exceeded, to take the necessary steps. Current-limiting can be enabled to allow for in-rush current requirements during start-up, if needed. Active-pull-down can also be enabled for systems requiring this feature. An alternate self-biased low-precision weak-regulator is included that can be enabled for applications needing to keep the output voltage alive during low-power modes where the main regulator driver and its associated global bandgap reference module are disabled. The output of the weak-regulator is not programmable and is a function of the input supply as well as the load current. Typically, with a 3 V input supply the weak-regulator output is 2.525 V and its output impedance is approximately 40  $\Omega$ .

For information on external capacitor requirements for this regulator, see the Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors (IMX6DQ6SDLHDG).

For additional information, see the i.MX 6Dual/6Quad reference manual (IMX6DQRM).

#### 4.3.2.3 LDO\_USB

The LDO\_USB module implements a programmable linear-regulator function from the USB\_OTG\_VBUS and USB\_H1\_VBUS voltages (4.4 V–5.25 V) to produce a nominal 3.0 V output voltage. A programmable brown-out detector is included in the regulator that can be used by the system to determine when the load capability of the regulator is being exceeded, to take the necessary steps. This regulator has a built in power-mux that allows the user to select to run the regulator from either VBUS supply, when both are present. If only one of the VBUS voltages is present, then the regulator automatically selects this supply. Current limit is also included to help the system meet in-rush current targets. If no VBUS voltage is present, then the VBUSVALID threshold setting will prevent the regulator from being enabled.

For information on external capacitor requirements for this regulator, see the Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors (IMX6DQ6SDLHDG).

For additional information, see the i.MX 6Dual/6Quad reference manual (IMX6DQRM).

Table 24. LPDDR2 I/O DC Electrical Parameters<sup>1</sup>

| Parameters                           | Symbol    | Test Conditions | Min                       | Max                       | Unit |
|--------------------------------------|-----------|-----------------|---------------------------|---------------------------|------|
| High-level output voltage            | Voh       | Ioh = -0.1 mA   | $0.9 \times \text{OVDD}$  | —                         | V    |
| Low-level output voltage             | Vol       | Iol = 0.1 mA    | —                         | $0.1 \times \text{OVDD}$  | V    |
| Input reference voltage              | Vref      | —               | $0.49 \times \text{OVDD}$ | $0.51 \times \text{OVDD}$ |      |
| DC input High Voltage                | Vih(dc)   | —               | Vref+0.13V                | OVDD                      | V    |
| DC input Low Voltage                 | Vil(dc)   | —               | OVSS                      | Vref-0.13V                | V    |
| Differential Input Logic High        | Vih(diff) | —               | 0.26                      | See Note <sup>2</sup>     | —    |
| Differential Input Logic Low         | Vil(diff) | —               | See Note <sup>2</sup>     | -0.26                     | —    |
| Input current (no pull-up/down)      | Iin       | Vin = 0 or OVDD | -2.5                      | 2.5                       | μA   |
| Pull-up/pull-down impedance mismatch | MMpupd    | —               | -15                       | +15                       | %    |
| 240 Ω unit calibration resolution    | Rres      | —               | —                         | 10                        | Ω    |
| Keeper circuit resistance            | Rkeep     | —               | 110                       | 175                       | kΩ   |

<sup>1</sup> Note that the JEDEC LPDDR2 specification (JESD209\_2B) supersedes any specification in this document.

<sup>2</sup> The single-ended signals need to be within the respective limits (Vih(dc) max, Vil(dc) min) for single-ended signals as well as the limitations for overshoot and undershoot (see Table 30).

#### 4.6.4.2 DDR3/DDR3L Mode I/O DC Parameters

For details on supported DDR memory configurations, see Section 4.10.2, “MMDC Supported DDR3/DDR3L/LPDDR2 Configurations.”

The parameters in Table 25 are guaranteed per the operating ranges in Table 6, unless otherwise noted.

Table 25. DDR3/DDR3L I/O DC Electrical Parameters

| Parameters                    | Symbol            | Test Conditions                               | Min                        | Max                       | Unit |
|-------------------------------|-------------------|-----------------------------------------------|----------------------------|---------------------------|------|
| High-level output voltage     | Voh               | Ioh = -0.1 mA<br>Voh (DSE = 001)              | $0.8 \times \text{OVDD}^1$ | —                         | V    |
|                               |                   | Ioh = -1 mA<br>Voh (for all except DSE = 001) |                            |                           |      |
| Low-level output voltage      | Vol               | Iol = 0.1 mA<br>Vol (DSE = 001)               | —                          | $0.2 \times \text{OVDD}$  | V    |
|                               |                   | Iol = 1 mA<br>Vol (for all except DSE = 001)  |                            |                           |      |
| Input reference voltage       | Vref <sup>2</sup> | —                                             | $0.49 \times \text{OVDD}$  | $0.51 \times \text{OVDD}$ |      |
| DC input Logic High           | Vih(dc)           | —                                             | Vref+0.1                   | OVDD                      | V    |
| DC input Logic Low            | Vil(dc)           | —                                             | OVSS                       | Vref-0.1                  | V    |
| Differential input Logic High | Vih(diff)         | —                                             | 0.2                        | See Note <sup>3</sup>     | V    |
| Differential input Logic Low  | Vil(diff)         | —                                             | See Note <sup>3</sup>      | -0.2                      | V    |

### 4.9.3 External Interface Module (EIM)

The following subsections provide information on the EIM. Maximum operating frequency for EIM data transfer is 104 MHz. Timing parameters in this section that are given as a function of register settings or clock periods are valid for the entire range of allowed frequencies (0–104 MHz).


#### 4.9.3.1 EIM Interface Pads Allocation

EIM supports 32-bit, 16-bit and 8-bit devices operating in address/data separate or multiplexed modes. Table 40 provides EIM interface pads allocation in different modes.


**Table 40. EIM Internal Module Multiplexing<sup>1</sup>**

| Setup                          | Non Multiplexed Address/Data Mode |                       |                       |                       |                       |                       |                       | Multiplexed Address/Data mode |                       |
|--------------------------------|-----------------------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-------------------------------|-----------------------|
|                                | 8 Bit                             |                       |                       |                       | 16 Bit                |                       | 32 Bit                | 16 Bit                        | 32 Bit                |
|                                | MUM = 0,<br>DSZ = 100             | MUM = 0,<br>DSZ = 101 | MUM = 0,<br>DSZ = 110 | MUM = 0,<br>DSZ = 111 | MUM = 0,<br>DSZ = 001 | MUM = 0,<br>DSZ = 010 | MUM = 0,<br>DSZ = 011 | MUM = 1,<br>DSZ = 001         | MUM = 1,<br>DSZ = 011 |
| EIM_ADDR [15:00]               | EIM_AD [15:00]                    | EIM_AD [15:00]        | EIM_AD [15:00]        | EIM_AD [15:00]        | EIM_AD [15:00]        | EIM_AD [15:00]        | EIM_AD [15:00]        | EIM_AD [15:00]                | EIM_AD [15:00]        |
| EIM_ADDR [25:16]               | EIM_ADDR [25:16]                  | EIM_ADDR [25:16]      | EIM_ADDR [25:16]      | EIM_ADDR [25:16]      | EIM_ADDR [25:16]      | EIM_ADDR [25:16]      | EIM_ADDR [25:16]      | EIM_ADDR [25:16]              | EIM_DATA [09:00]      |
| EIM_DATA [07:00],<br>EIM_EB0_B | EIM_DATA [07:00]                  | —                     | —                     | —                     | EIM_DATA [07:00]      | —                     | EIM_DATA [07:00]      | EIM_AD [07:00]                | EIM_AD [07:00]        |
| EIM_DATA [15:08],<br>EIM_EB1_B | —                                 | EIM_DATA [15:08]      | —                     | —                     | EIM_DATA [15:08]      | —                     | EIM_DATA [15:08]      | EIM_AD [15:08]                | EIM_AD [15:08]        |
| EIM_DATA [23:16],<br>EIM_EB2_B | —                                 | —                     | EIM_DATA [23:16]      | —                     | —                     | EIM_DATA [23:16]      | EIM_DATA [23:16]      | —                             | EIM_DATA [07:00]      |
| EIM_DATA [31:24],<br>EIM_EB3_B | —                                 | —                     | —                     | EIM_DATA [31:24]      | —                     | EIM_DATA [31:24]      | EIM_DATA [31:24]      | —                             | EIM_DATA [15:08]      |

<sup>1</sup> For more information on configuration ports mentioned in this table, see the i.MX 6Dual/6Quad reference manual (IMX6DQRM).



**Figure 30. Source Synchronous Mode Data Write Timing Diagram**



**Figure 31. Source Synchronous Mode Data Read Timing Diagram**

### 4.12.4.3 SDR50/SDR104 AC Timing

Figure 41 depicts the timing of SDR50/SDR104, and Table 52 lists the SDR50/SDR104 timing characteristics.




Figure 41. SDR50/SDR104 Timing

Table 52. SDR50/SDR104 Interface Timing Specification

| ID                                                                                             | Parameter               | Symbols   | Min                   | Max                   | Unit |
|------------------------------------------------------------------------------------------------|-------------------------|-----------|-----------------------|-----------------------|------|
| <b>Card Input Clock</b>                                                                        |                         |           |                       |                       |      |
| SD1                                                                                            | Clock Frequency Period  | $t_{CLK}$ | 4.8                   | —                     | ns   |
| SD2                                                                                            | Clock Low Time          | $t_{CL}$  | $0.46 \times t_{CLK}$ | $0.54 \times t_{CLK}$ | ns   |
| SD3                                                                                            | Clock High Time         | $t_{CH}$  | $0.46 \times t_{CLK}$ | $0.54 \times t_{CLK}$ | ns   |
| <b>uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in SDR50 (Reference to SDx_CLK)</b>              |                         |           |                       |                       |      |
| SD4                                                                                            | uSDHC Output Delay      | $t_{OD}$  | -3                    | 1                     | ns   |
| <b>uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in SDR104 (Reference to SDx_CLK)</b>             |                         |           |                       |                       |      |
| SD5                                                                                            | uSDHC Output Delay      | $t_{OD}$  | -1.6                  | 0.74                  | ns   |
| <b>uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in SDR50 (Reference to SDx_CLK)</b>              |                         |           |                       |                       |      |
| SD6                                                                                            | uSDHC Input Setup Time  | $t_{ISU}$ | 2.5                   | —                     | ns   |
| SD7                                                                                            | uSDHC Input Hold Time   | $t_{IH}$  | 1.5                   | —                     | ns   |
| <b>uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in SDR104 (Reference to SDx_CLK)<sup>1</sup></b> |                         |           |                       |                       |      |
| SD8                                                                                            | Card Output Data Window | $t_{ODW}$ | $0.5 \times t_{CLK}$  | —                     | ns   |

<sup>1</sup>Data window in SDR100 mode is variable.




Figure 53. TMDSClock Signal Definitions




Figure 54. Eye Diagram Mask Definition for HDMI Driver Signal Specification at TP1





Figure 55. Intra-Pair Skew Definition

## Electrical Characteristics

Figure 65 depicts the synchronous display interface timing for access level. The DISP\_CLK\_DOWN and DISP\_CLK\_UP parameters are register-controlled. Table 66 lists the synchronous display interface timing characteristics.



**Figure 65. Synchronous Display Interface Timing Diagram—Access Level**

**Table 66. Synchronous Display Interface Timing Characteristics (Access Level)**

| ID    | Parameter                                                                    | Symbol | Min                    | Typ <sup>1</sup>                       | Max                   | Unit |
|-------|------------------------------------------------------------------------------|--------|------------------------|----------------------------------------|-----------------------|------|
| IP16  | Display interface clock low time                                             | Tckl   | Tdicd-Tdicu-1.24       | Tdicd <sup>2</sup> -Tdicu <sup>3</sup> | Tdicd-Tdicu+1.24      | ns   |
| IP17  | Display interface clock high time                                            | Tckh   | Tdicp-Tdicd+Tdicu-1.24 | Tdicp-Tdicd+Tdicu                      | Tdicp-Tdicd+Tdicu+1.2 | ns   |
| IP18  | Data setup time                                                              | Tdsu   | Tdicd-1.24             | Tdicu                                  | —                     | ns   |
| IP19  | Data holdup time                                                             | Tdhd   | Tdicp-Tdicd-1.24       | Tdicp-Tdicu                            | —                     | ns   |
| IP20o | Control signals offset times (defined for each pin)                          | Tocsu  | Tocsu-1.24             | Tocsu                                  | Tocsu+1.24            | ns   |
| IP20  | Control signals setup time to display interface clock (defined for each pin) | Tcsu   | Tdicd-1.24-Tocsu%Tdicp | Tdicu                                  | —                     | ns   |

<sup>1</sup>The exact conditions have not been finalized, but will likely match the current customer requirement for their specific display. These conditions may be chip specific.

<sup>2</sup> Display interface clock down time

$$T_{dicd} = \frac{1}{2} \left( T_{diclk} \times \text{ceil} \left[ \frac{2 \times \text{DISP\_CLK\_DOWN}}{\text{DI\_CLK\_PERIOD}} \right] \right)$$

<sup>3</sup> Display interface clock up time where CEIL(X) rounds the elements of X to the nearest integers towards infinity.

$$T_{dicu} = \frac{1}{2} \left( T_{diclk} \times \text{ceil} \left[ \frac{2 \times \text{DISP\_CLK\_UP}}{\text{DI\_CLK\_PERIOD}} \right] \right)$$

Table 75. MLB 6-Pin Interface Timing Parameters

| Parameter                                                                                                        | Symbol              | Min  | Max | Unit | Comment |
|------------------------------------------------------------------------------------------------------------------|---------------------|------|-----|------|---------|
| Cycle-to-cycle system jitter                                                                                     | $t_{\text{jitter}}$ | —    | 600 | ps   | —       |
| Transmitter MLB_SIG_P/_N (MLB_DATA_P/_N) output valid from transition of MLB_CLK_P/_N (low-to-high) <sup>1</sup> | $t_{\text{delay}}$  | 0.6  | 1.3 | ns   | —       |
| Disable turnaround time from transition of MLB_CLK_P/_N (low-to-high)                                            | $t_{\text{phz}}$    | 0.6  | 3.5 | ns   | —       |
| Enable turnaround time from transition of MLB_CLK_P/_N (low-to-high)                                             | $t_{\text{plz}}$    | 0.6  | 5.6 | ns   | —       |
| MLB_SIG_P/_N (MLB_DATA_P/_N) valid to transition of MLB_CLK_P/_N (low-to-high)                                   | $t_{\text{su}}$     | 0.05 | —   | ns   | —       |
| MLB_SIG_P/_N (MLB_DATA_P/_N) hold from transition of MLB_CLK_P/_N (low-to-high) <sup>2</sup>                     | $t_{\text{hd}}$     | 0.6  | —   | ns   | —       |

<sup>1</sup>  $t_{\text{delay}}$ ,  $t_{\text{phz}}$ ,  $t_{\text{plz}}$ ,  $t_{\text{su}}$ , and  $t_{\text{hd}}$  may also be referenced from a low-to-high transition of the recovered clock for 2:1 and 4:1 recovered-to-external clock ratios.

<sup>2</sup> The transmitting device must ensure valid data on MLB\_SIG\_P/\_N (MLB\_DATA\_P/\_N) for at least  $t_{\text{hd}(\text{min})}$  following the rising edge of MLBCP/N; receivers must latch MLB\_SIG\_P/\_N (MLB\_DATA\_P/\_N) data within  $t_{\text{hd}(\text{min})}$  of the rising edge of MLB\_CLK\_P/\_N.




Figure 82. MLB 6-Pin Delay, Setup, and Hold Times

#### 4.12.15 PCIe PHY Parameters

The PCIe interface complies with PCIe specification Gen2 x1 lane and supports the PCI Express 1.1/2.0 standard.

Table 80. SPDIF Timing Parameters

| Parameter                                          | Symbol | Timing Parameter Range |      | Unit |
|----------------------------------------------------|--------|------------------------|------|------|
|                                                    |        | Min                    | Max  |      |
| SPDIF_IN Skew: asynchronous inputs, no specs apply | —      | —                      | 0.7  | ns   |
| SPDIF_OUT output (Load = 50pf)                     | —      | —                      | 1.5  | ns   |
| • Skew                                             | —      | —                      | 24.2 | ns   |
| • Transition rising                                | —      | —                      | 31.3 | ns   |
| • Transition falling                               | —      | —                      | 31.3 | ns   |
| SPDIF_OUT output (Load = 30pf)                     | —      | —                      | 1.5  | ns   |
| • Skew                                             | —      | —                      | 13.6 | ns   |
| • Transition rising                                | —      | —                      | 18.0 | ns   |
| • Transition falling                               | —      | —                      | 18.0 | ns   |
| Modulating Rx clock (SPDIF_SR_CLK) period          | srckp  | 40.0                   | —    | ns   |
| SPDIF_SR_CLK high period                           | srckph | 16.0                   | —    | ns   |
| SPDIF_SR_CLK low period                            | srckpl | 16.0                   | —    | ns   |
| Modulating Tx clock (SPDIF_ST_CLK) period          | stckp  | 40.0                   | —    | ns   |
| SPDIF_ST_CLK high period                           | stckph | 16.0                   | —    | ns   |
| SPDIF_ST_CLK low period                            | stckpl | 16.0                   | —    | ns   |




Figure 88. SPDIF\_SR\_CLK Timing Diagram




Figure 89. SPDIF\_ST\_CLK Timing Diagram

### 4.12.23 USB PHY Parameters


This section describes the USB-OTG PHY and the USB Host port PHY parameters.

The USB PHY meets the electrical compliance requirements defined in the Universal Serial Bus Revision 2.0 OTG, USB Host with the amendments below ([On-The-Go and Embedded Host Supplement to the USB Revision 2.0 Specification](#) is not applicable to Host port).

- USB ENGINEERING CHANGE NOTICE
  - Title: 5V Short Circuit Withstand Requirement Change
  - Applies to: Universal Serial Bus Specification, Revision 2.0
- Errata for USB Revision 2.0 April 27, 2000 as of 12/7/2000
- USB ENGINEERING CHANGE NOTICE
  - Title: Pull-up/Pull-down resistors
  - Applies to: Universal Serial Bus Specification, Revision 2.0
- USB ENGINEERING CHANGE NOTICE
  - Title: Suspend Current Limit Changes
  - Applies to: Universal Serial Bus Specification, Revision 2.0
- USB ENGINEERING CHANGE NOTICE
  - Title: USB 2.0 Phase Locked SOFs
  - Applies to: Universal Serial Bus Specification, Revision 2.0
- On-The-Go and Embedded Host Supplement to the USB Revision 2.0 Specification
  - Revision 2.0 plus errata and ecn June 4, 2010
- Battery Charging Specification (available from USB-IF)
  - Revision 1.2, December 7, 2010
  - Portable device only

### 6.2.1.1 21 x 21 mm Lidded Package

Figure 100 and Figure 101 show the top, bottom, and side views of the 21 × 21 mm lidded package.



|                                                                             |                                 |                            |
|-----------------------------------------------------------------------------|---------------------------------|----------------------------|
| © NXP SEMICONDUCTORS N.V.<br>ALL RIGHTS RESERVED                            | MECHANICAL OUTLINE              | PRINT VERSION NOT TO SCALE |
| TITLE:<br>624 I/O FC PBGA,<br>21 X 21 X 2 PKG,<br>0.8 MM PITCH, STAMPED LID | DOCUMENT NO: 98ASA00330D REV: E |                            |
|                                                                             | STANDARD: NON-JEDEC             |                            |
|                                                                             | SOT1643-1                       | 07 JAN 2016                |

Figure 100. 21 x 21 mm Lidded Package Top, Bottom, and Side Views (Sheet 1 of 2)

## 6.2.2 21 x 21 mm Ground, Power, Sense, and Reference Contact Assignments

Table 95 shows the device connection list for ground, power, sense, and reference contact signals.

**Table 95. 21 x 21 mm Supplies Contact Assignment**

| Supply Rail Name | Ball(s) Position(s)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | Remark                                                                                                                             |
|------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------|
| CSI_REXT         | D4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | —                                                                                                                                  |
| DRAM_VREF        | AC2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | —                                                                                                                                  |
| DSI_REXT         | G4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | —                                                                                                                                  |
| FA_ANA           | A5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | —                                                                                                                                  |
| GND              | A13, A25, A4, A8, AA10, AA13, AA16, AA19, AA22, AD4, D3, F8, J15, L10, M15, P15, T15, U8, W17, AA7, AD7, D6, G10, J18, L12, M18, P18, T17, V19, W18, AB24, AE1, D8, G19, J2, L15, M8, P8, T19, V8, W19, AB3, AE25, E5, G3, J8, L18, N10, R12, T8, W10, W3, AD10, B4, E6, H12, K10, L2, N15, R15, U11, W11, W7, AD13, C1, E7, H15, K12, L5, N18, R17, U12, W12, W8, AD16, C10, F5, H18, K15, L8, N8, R8, U15, W13, W9, AD19, C4, F6, H8, K18, M10, P10, T11, U17, W15, Y24, AD22, C6, F7, J12, K8, M12, P12, T12, U19, W16, Y5 | —                                                                                                                                  |
| GPANAIO          | C8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Analog output for NXP use only. This output must remain unconnected                                                                |
| HDMI_DDCCEC      | K2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Analog ground reference for the Hot Plug detect signal                                                                             |
| HDMI_REF         | J1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | —                                                                                                                                  |
| HDMI_VP          | L7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | —                                                                                                                                  |
| HDMI_VPH         | M7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | —                                                                                                                                  |
| NVCC_CSI         | N7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Supply of the camera sensor interface                                                                                              |
| NVCC_DRAM        | R18, T18, U18, V10, V11, V12, V13, V14, V15, V16, V17, V18, V9                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Supply of the DDR interface                                                                                                        |
| NVCC_EIM0        | K19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | Supply of the EIM interface                                                                                                        |
| NVCC_EIM1        | L19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | Supply of the EIM interface                                                                                                        |
| NVCC_EIM2        | M19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | Supply of the EIM interface                                                                                                        |
| NVCC_ENET        | R19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | Supply of the ENET interface                                                                                                       |
| NVCC_GPIO        | P7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Supply of the GPIO interface                                                                                                       |
| NVCC_JTAG        | J7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Supply of the JTAG tap controller interface                                                                                        |
| NVCC_LCD         | P19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | Supply of the LCD interface                                                                                                        |
| NVCC_LVDS2P5     | V7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Supply of the LVDS display interface and DDR pre-drivers. Even if the LVDS interface is not used, this supply must remain powered. |

Table 96. 21 x 21 mm Functional Contact Assignments (continued)

| Ball Name    | Ball | Power Group | Ball Type | Out of Reset Condition <sup>1</sup> |                                |              |                    |
|--------------|------|-------------|-----------|-------------------------------------|--------------------------------|--------------|--------------------|
|              |      |             |           | Default Mode (Reset Mode)           | Default Function (Signal Name) | Input/Output | Value <sup>2</sup> |
| CSI_D1P      | D2   | NVCC_MIPI   | —         | —                                   | CSI_DATA1_P                    | —            | —                  |
| CSI_D2M      | E1   | NVCC_MIPI   | —         | —                                   | CSI_DATA2_N                    | —            | —                  |
| CSI_D2P      | E2   | NVCC_MIPI   | —         | —                                   | CSI_DATA2_P                    | —            | —                  |
| CSI_D3M      | F2   | NVCC_MIPI   | —         | —                                   | CSI_DATA3_N                    | —            | —                  |
| CSI_D3P      | F1   | NVCC_MIPI   | —         | —                                   | CSI_DATA3_P                    | —            | —                  |
| CSI0_DAT10   | M1   | NVCC_CSI    | GPIO      | ALT5                                | GPIO5_IO28                     | Input        | PU (100K)          |
| CSI0_DAT11   | M3   | NVCC_CSI    | GPIO      | ALT5                                | GPIO5_IO29                     | Input        | PU (100K)          |
| CSI0_DAT12   | M2   | NVCC_CSI    | GPIO      | ALT5                                | GPIO5_IO30                     | Input        | PU (100K)          |
| CSI0_DAT13   | L1   | NVCC_CSI    | GPIO      | ALT5                                | GPIO5_IO31                     | Input        | PU (100K)          |
| CSI0_DAT14   | M4   | NVCC_CSI    | GPIO      | ALT5                                | GPIO6_IO00                     | Input        | PU (100K)          |
| CSI0_DAT15   | M5   | NVCC_CSI    | GPIO      | ALT5                                | GPIO6_IO01                     | Input        | PU (100K)          |
| CSI0_DAT16   | L4   | NVCC_CSI    | GPIO      | ALT5                                | GPIO6_IO02                     | Input        | PU (100K)          |
| CSI0_DAT17   | L3   | NVCC_CSI    | GPIO      | ALT5                                | GPIO6_IO03                     | Input        | PU (100K)          |
| CSI0_DAT18   | M6   | NVCC_CSI    | GPIO      | ALT5                                | GPIO6_IO04                     | Input        | PU (100K)          |
| CSI0_DAT19   | L6   | NVCC_CSI    | GPIO      | ALT5                                | GPIO6_IO05                     | Input        | PU (100K)          |
| CSI0_DAT4    | N1   | NVCC_CSI    | GPIO      | ALT5                                | GPIO5_IO22                     | Input        | PU (100K)          |
| CSI0_DAT5    | P2   | NVCC_CSI    | GPIO      | ALT5                                | GPIO5_IO23                     | Input        | PU (100K)          |
| CSI0_DAT6    | N4   | NVCC_CSI    | GPIO      | ALT5                                | GPIO5_IO24                     | Input        | PU (100K)          |
| CSI0_DAT7    | N3   | NVCC_CSI    | GPIO      | ALT5                                | GPIO5_IO25                     | Input        | PU (100K)          |
| CSI0_DAT8    | N6   | NVCC_CSI    | GPIO      | ALT5                                | GPIO5_IO26                     | Input        | PU (100K)          |
| CSI0_DAT9    | N5   | NVCC_CSI    | GPIO      | ALT5                                | GPIO5_IO27                     | Input        | PU (100K)          |
| CSI0_DATA_EN | P3   | NVCC_CSI    | GPIO      | ALT5                                | GPIO5_IO20                     | Input        | PU (100K)          |
| CSI0_MCLK    | P4   | NVCC_CSI    | GPIO      | ALT5                                | GPIO5_IO19                     | Input        | PU (100K)          |
| CSI0_PIXCLK  | P1   | NVCC_CSI    | GPIO      | ALT5                                | GPIO5_IO18                     | Input        | PU (100K)          |
| CSI0_VSYNC   | N2   | NVCC_CSI    | GPIO      | ALT5                                | GPIO5_IO21                     | Input        | PU (100K)          |
| DI0_DISP_CLK | N19  | NVCC_LCD    | GPIO      | ALT5                                | GPIO4_IO16                     | Input        | PU (100K)          |
| DI0_PIN15    | N21  | NVCC_LCD    | GPIO      | ALT5                                | GPIO4_IO17                     | Input        | PU (100K)          |
| DI0_PIN2     | N25  | NVCC_LCD    | GPIO      | ALT5                                | GPIO4_IO18                     | Input        | PU (100K)          |
| DI0_PIN3     | N20  | NVCC_LCD    | GPIO      | ALT5                                | GPIO4_IO19                     | Input        | PU (100K)          |
| DI0_PIN4     | P25  | NVCC_LCD    | GPIO      | ALT5                                | GPIO4_IO20                     | Input        | PU (100K)          |
| DISP0_DAT0   | P24  | NVCC_LCD    | GPIO      | ALT5                                | GPIO4_IO21                     | Input        | PU (100K)          |
| DISP0_DAT1   | P22  | NVCC_LCD    | GPIO      | ALT5                                | GPIO4_IO22                     | Input        | PU (100K)          |
| DISP0_DAT10  | R21  | NVCC_LCD    | GPIO      | ALT5                                | GPIO4_IO31                     | Input        | PU (100K)          |
| DISP0_DAT11  | T23  | NVCC_LCD    | GPIO      | ALT5                                | GPIO5_IO05                     | Input        | PU (100K)          |
| DISP0_DAT12  | T24  | NVCC_LCD    | GPIO      | ALT5                                | GPIO5_IO06                     | Input        | PU (100K)          |
| DISP0_DAT13  | R20  | NVCC_LCD    | GPIO      | ALT5                                | GPIO5_IO07                     | Input        | PU (100K)          |

Table 96. 21 x 21 mm Functional Contact Assignments (continued)

| Ball Name | Ball | Power Group | Ball Type | Out of Reset Condition <sup>1</sup> |                                |              |                    |
|-----------|------|-------------|-----------|-------------------------------------|--------------------------------|--------------|--------------------|
|           |      |             |           | Default Mode (Reset Mode)           | Default Function (Signal Name) | Input/Output | Value <sup>2</sup> |
| DRAM_CS1  | AD17 | NVCC_DRAM   | DDR       | ALT0                                | DRAM_CS1_B                     | Output       | 0                  |
| DRAM_D0   | AD2  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA00                    | Input        | PU (100K)          |
| DRAM_D1   | AE2  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA01                    | Input        | PU (100K)          |
| DRAM_D10  | AA6  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA10                    | Input        | PU (100K)          |
| DRAM_D11  | AE7  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA11                    | Input        | PU (100K)          |
| DRAM_D12  | AB5  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA12                    | Input        | PU (100K)          |
| DRAM_D13  | AC5  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA13                    | Input        | PU (100K)          |
| DRAM_D14  | AB6  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA14                    | Input        | PU (100K)          |
| DRAM_D15  | AC7  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA15                    | Input        | PU (100K)          |
| DRAM_D16  | AB7  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA16                    | Input        | PU (100K)          |
| DRAM_D17  | AA8  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA17                    | Input        | PU (100K)          |
| DRAM_D18  | AB9  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA18                    | Input        | PU (100K)          |
| DRAM_D19  | Y9   | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA19                    | Input        | PU (100K)          |
| DRAM_D2   | AC4  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA02                    | Input        | PU (100K)          |
| DRAM_D20  | Y7   | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA20                    | Input        | PU (100K)          |
| DRAM_D21  | Y8   | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA21                    | Input        | PU (100K)          |
| DRAM_D22  | AC8  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA22                    | Input        | PU (100K)          |
| DRAM_D23  | AA9  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA23                    | Input        | PU (100K)          |
| DRAM_D24  | AE9  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA24                    | Input        | PU (100K)          |
| DRAM_D25  | Y10  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA25                    | Input        | PU (100K)          |
| DRAM_D26  | AE11 | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA26                    | Input        | PU (100K)          |
| DRAM_D27  | AB11 | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA27                    | Input        | PU (100K)          |
| DRAM_D28  | AC9  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA28                    | Input        | PU (100K)          |
| DRAM_D29  | AD9  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA29                    | Input        | PU (100K)          |
| DRAM_D3   | AA5  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA03                    | Input        | PU (100K)          |
| DRAM_D30  | AD11 | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA30                    | Input        | PU (100K)          |
| DRAM_D31  | AC11 | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA31                    | Input        | PU (100K)          |
| DRAM_D32  | AA17 | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA32                    | Input        | PU (100K)          |
| DRAM_D33  | AA18 | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA33                    | Input        | PU (100K)          |
| DRAM_D34  | AC18 | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA34                    | Input        | PU (100K)          |
| DRAM_D35  | AE19 | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA35                    | Input        | PU (100K)          |
| DRAM_D36  | Y17  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA36                    | Input        | PU (100K)          |
| DRAM_D37  | Y18  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA37                    | Input        | PU (100K)          |
| DRAM_D38  | AB19 | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA38                    | Input        | PU (100K)          |
| DRAM_D39  | AC19 | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA39                    | Input        | PU (100K)          |
| DRAM_D4   | AC1  | NVCC_DRAM   | DDR       | ALT0                                | DRAM_DATA04                    | Input        | PU (100K)          |

- <sup>2</sup> Variance of the pull-up and pull-down strengths are shown in the tables as follows:
- [Table 22, “GPIO I/O DC Parameters,” on page 40.](#)
  - [Table 24, “LPDDR2 I/O DC Electrical Parameters,” on page 42.](#)
  - [Table 25, “DDR3/DDR3L I/O DC Electrical Parameters,” on page 42.](#)
- <sup>3</sup> ENET\_REF\_CLK is used as a clock source for MII and RGMII modes only. RGMII mode uses either GPIO\_16 or RGMII\_TX\_CTL as a clock source. For more information on these clocks, see your specific device reference manual and the *Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors* (IMX6DQ6SDLHDG).

## 6.2.4 Signals with Different Reset States

For most of the signals, the state during reset is same as the state after reset, given in Out of Reset Condition column of [Table 96, “21 x 21 mm Functional Contact Assignments”](#). However, there are few signals for which the state during reset is different from the state after reset. These signals along with their state during reset are given in [Table 97](#).

**Table 97. Signals with Differing Before Reset and After Reset States**

| Ball Name | Before Reset State |           |
|-----------|--------------------|-----------|
|           | Input/Output       | Value     |
| EIM_A16   | Input              | PD (100K) |
| EIM_A17   | Input              | PD (100K) |
| EIM_A18   | Input              | PD (100K) |
| EIM_A19   | Input              | PD (100K) |
| EIM_A20   | Input              | PD (100K) |
| EIM_A21   | Input              | PD (100K) |
| EIM_A22   | Input              | PD (100K) |
| EIM_A23   | Input              | PD (100K) |
| EIM_A24   | Input              | PD (100K) |
| EIM_A25   | Input              | PD (100K) |
| EIM_DA0   | Input              | PD (100K) |
| EIM_DA1   | Input              | PD (100K) |
| EIM_DA2   | Input              | PD (100K) |
| EIM_DA3   | Input              | PD (100K) |
| EIM_DA4   | Input              | PD (100K) |
| EIM_DA5   | Input              | PD (100K) |
| EIM_DA6   | Input              | PD (100K) |
| EIM_DA7   | Input              | PD (100K) |
| EIM_DA8   | Input              | PD (100K) |
| EIM_DA9   | Input              | PD (100K) |
| EIM_DA10  | Input              | PD (100K) |
| EIM_DA11  | Input              | PD (100K) |
| EIM_DA12  | Input              | PD (100K) |
| EIM_DA13  | Input              | PD (100K) |

Table 98. 21 x 21 mm, 0.8 mm Pitch Ball Map (continued)

| AB           | AA           | Y           | W           | V            | U           | T           | R            |
|--------------|--------------|-------------|-------------|--------------|-------------|-------------|--------------|
| LVDS1_TX2_N  | LVDS1_TX1_P  | LVDS1_TX0_N | LVDS0_TX3_P | LVDS0_TX2_P  | LVDS0_TX0_P | GPIO_2      | GPIO_17      |
| LVDS1_TX2_P  | LVDS1_TX1_N  | LVDS1_TX0_P | LVDS0_TX3_N | LVDS0_TX2_N  | LVDS0_TX0_N | GPIO_9      | GPIO_16      |
| GND          | LVDS1_TX3_N  | LVDS1_CLK_N | GND         | LVDS0_CLK_P  | LVDS0_TX1_P | GPIO_6      | GPIO_7       |
| DRAM_D6      | LVDS1_TX3_P  | LVDS1_CLK_P | KEY_ROW2    | LVDS0_CLK_N  | LVDS0_TX1_N | GPIO_1      | GPIO_5       |
| DRAM_D12     | DRAM_D3      | GND         | KEY_COL0    | KEY_ROW4     | KEY_COL3    | GPIO_0      | GPIO_8       |
| DRAM_D14     | DRAM_D10     | DRAM_RESET  | KEY_COL2    | KEY_ROW0     | KEY_ROW1    | KEY_COL4    | GPIO_4       |
| DRAM_D16     | GND          | DRAM_D20    | GND         | NVCC_LVDS2P5 | KEY_COL1    | KEY_ROW3    | GPIO_3       |
| DRAM_DQM2    | DRAM_D17     | DRAM_D21    | GND         | GND          | GND         | GND         | GND          |
| DRAM_D18     | DRAM_D23     | DRAM_D19    | GND         | NVCC_DRAM    | VDDARM23_IN | VDDARM23_IN | VDDARM23_IN  |
| DRAM_SDQS3_B | GND          | DRAM_D25    | GND         | NVCC_DRAM    | VDDSOC_CAP  | VDDSOC_CAP  | VDDSOC_CAP   |
| DRAM_D27     | DRAM_SDCKE1  | DRAM_SDCKE0 | GND         | NVCC_DRAM    | GND         | GND         | VDDARM23_CAP |
| DRAM_SDBA2   | DRAM_A14     | DRAM_A15    | GND         | NVCC_DRAM    | GND         | GND         | GND          |
| DRAM_A8      | GND          | DRAM_A7     | GND         | NVCC_DRAM    | VDDSOC_CAP  | VDDSOC_CAP  | VDDARM_CAP   |
| DRAM_A1      | DRAM_A2      | DRAM_A3     | DRAM_A4     | NVCC_DRAM    | VDDSOC_CAP  | VDDSOC_CAP  | VDDARM_IN    |
| DRAM_RAS     | DRAM_A10     | DRAM_SDBA1  | GND         | NVCC_DRAM    | GND         | GND         | GND          |
| DRAM_SDWE    | GND          | DRAM_CS0    | GND         | NVCC_DRAM    | VDDSOC_IN   | VDDSOC_IN   | VDDSOC_IN    |
| DRAM_SDODT1  | DRAM_D32     | DRAM_D36    | GND         | NVCC_DRAM    | GND         | GND         | GND          |
| DRAM_DQM4    | DRAM_D33     | DRAM_D37    | GND         | NVCC_DRAM    | NVCC_DRAM   | NVCC_DRAM   | NVCC_DRAM    |
| DRAM_D38     | GND          | DRAM_D40    | GND         | GND          | GND         | GND         | NVCC_ENET    |
| DRAM_D41     | DRAM_D45     | DRAM_D44    | ENET_TXD1   | ENET_MDC     | ENET_TXD0   | DISP0_DAT21 | DISP0_DAT13  |
| DRAM_D42     | DRAM_D57     | DRAM_DQM7   | ENET_RXD0   | ENET_TX_EN   | ENET_CRS_DV | DISP0_DAT16 | DISP0_DAT10  |
| DRAM_D52     | GND          | DRAM_D59    | ENET_RXD1   | ENET_REF_CLK | DISP0_DAT20 | DISP0_DAT15 | DISP0_DAT8   |
| DRAM_D60     | DRAM_D61     | DRAM_D62    | ENET_RX_ER  | ENET_MDIO    | DISP0_DAT19 | DISP0_DAT11 | DISP0_DAT6   |
| GND          | DRAM_SDQS7_B | GND         | DISP0_DAT23 | DISP0_DAT22  | DISP0_DAT17 | DISP0_DAT12 | DISP0_DAT7   |
| DRAM_D56     | DRAM_SDQS7   | DRAM_D58    | DRAM_D63    | DISP0_DAT18  | DISP0_DAT14 | DISP0_DAT9  | DISP0_DAT5   |

Table 99. i.MX 6Dual/6Quad Data Sheet Document Revision History (continued)

| Rev. Number | Date    | Substantive Change(s)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|-------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 4           | 07/2015 | <ul style="list-style-type: none"> <li>Added footnote to <a href="#">Table 1, "Example Orderable Part Numbers," on page 3</a>: If a 24 MHz input clock is used (required for USB), the maximum SoC speed is limited to 996 MHz.</li> <li><a href="#">Section 1.2, "Features"</a> changed Five UARTs, from <i>up to 4.0 Mbps</i>, to <i>up to 5.0 Mbps</i>.</li> <li><a href="#">Table 6, "Operating Ranges," on page 23</a>: Row: VDD_HIGH internal regulator, changed minimum parameter value from 2.8 to 2.7V.</li> <li><a href="#">Table 6, "Operating Ranges," on page 23</a>: Removed footnote: <i>VDDSOC and VDDPU output voltages must be set according to this rule: VDDARM-VDDSOC/PU&lt;50mV</i>. This was a duplicate footnote, renumbered footnotes accordingly.</li> <li><a href="#">Table 6, "Operating Ranges," on page 23</a>: Changed value: <i>Standby/DSM Mode, VDD_SOC_IN, minimum voltage, from 0.9V to 1.05V</i>.</li> <li><a href="#">Table 8, "Maximum Supply Currents," on page 27</a>, Differentiated VDD_ARM_IN, VDD_ARM23_IN, and VDD_SOC_IN by frequency and by Power Virus/CoreMark maximum current.</li> <li><a href="#">Table 21, "XTALI and RTC_XTALI DC Parameters," on page 39</a>, Added rows: <i>Input capacitance</i>; <i>Startup current</i>; and <i>DC input current</i> and their values.</li> <li><a href="#">Table 41, "EIM Bus Timing Parameters," on page 55</a>, Changed WE4–WE17 minimum and maximum parameter values from, <math>0.5 t(k+1)/2 - 1.25</math>, to <math>0.5 \times t \times (k+1) - 1.25</math>.</li> <li><a href="#">Table 42, "EIM Asynchronous Timing Parameters Relative to Chip Select," on page 62</a> Added to end of formulas in the minimum, typical, and maximum parameter values for WE31–WE42 and WE45–WE46, <math>\times t</math>. For example from 3-CSN, to 3-CSN<math>\times t</math>. Also added maximum value to MAXDTI of 10.</li> <li><a href="#">Table 58, "DDR3/DDR3L Write Cycle," on page 90</a>, Changed minimum parameter value of DDR17 from 240 to 125; and of DDR18 from 240 to 150.</li> <li><a href="#">Figure 29, "LPDDR2 Command and Address Timing Diagram," on page 91</a>, LP2 signal cycle reduced.</li> <li><a href="#">Table 62, "LPDDR2 Write Cycle," on page 93</a>, Changed LP21 minimum and maximum parameter value from -0.25/+0.25 to 0.8/1.2.</li> <li><a href="#">Figure 35, "ECSPI Master Mode Timing Diagram," on page 74</a>, Added footnote: <i>Note: ECSPi<sub>x</sub>_MOSI is always driven (not tri-stated) between actual data transmissions. This limits the ECSPi to be connected between a single master and a single slave.</i></li> <li><a href="#">Figure 36, "ECSPI Slave Mode Timing Diagram," on page 75</a>, Added footnote: <i>Note: ECSPi<sub>x</sub>_MISO is always driven (not tri-stated) between actual data transmissions. This limits the ECSPi to be connected between a single master and a single slave.</i></li> <li><a href="#">Figure 59, "Gated Clock Mode Timing Diagram," on page 96</a>, Corrected IPU2_CSi<sub>x</sub>_HSYNC trace drawing.</li> <li><a href="#">Section 4.12.23, "USB PHY Parameters"</a> Specified <i>Battery Charging Specification</i> applies to portable devices only.</li> </ul> <p>(Revision History table continues on next page.)</p> |