



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-A9
Number of Cores/Bus Width	4 Core, 32-Bit
Speed	1.0GHz
Co-Processors/DSP	Multimedia; NEON™ SIMD
RAM Controllers	LPDDR2, LVDDR3, DDR3
Graphics Acceleration	Yes
Display & Interface Controllers	Keypad, LCD
Ethernet	10/100/1000Mbps (1)
SATA	SATA 3Gbps (1)
USB	USB 2.0 + PHY (4)
Voltage - I/O	1.8V, 2.5V, 2.8V, 3.3V
Operating Temperature	-40°C ~ 125°C (TJ)
Security Features	ARM TZ, Boot Security, Cryptography, RTIC, Secure Fusebox, Secure JTAG, Secure Memory, Secure RTC, Tamper Detection
Package / Case	624-FBGA, FCBGA
Supplier Device Package	624-FCBGA (21x21)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcimx6q6avt10aer

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. i.MX 6Dual/6Quad Modules List	(continued)
--	-------------

Block Mnemonic	Block Name	Subsystem	Brief Description
EPIT-1 EPIT-2	Enhanced Periodic Interrupt Timer	Timer Peripherals	Each EPIT is a 32-bit "set and forget" timer that starts counting after the EPIT is enabled by software. It is capable of providing precise interrupts at regular intervals with minimal processor intervention. It has a 12-bit prescaler for division of input clock frequency to get the required time setting for the interrupts to occur, and counter value can be programmed on the fly.
ESAI	Enhanced Serial Audio Interface	Connectivity Peripherals	The Enhanced Serial Audio Interface (ESAI) provides a full-duplex serial port for serial communication with a variety of serial devices, including industry-standard codecs, SPDIF transceivers, and other processors. The ESAI consists of independent transmitter and receiver sections, each section with its own clock generator. All serial transfers are synchronized to a clock. Additional synchronization signals are used to delineate the word frames. The normal mode of operation is used to transfer data at a periodic rate, one word per period. The network mode is also intended for periodic transfers; however, it supports up to 32 words (time slots) per period. This mode can be used to build time division multiplexed (TDM) networks. In contrast, the on-demand mode is intended for non-periodic transfers of data and to transfer data serially at high speed when the data becomes available. The ESAI has 12 pins for data and clocking connection to external devices.
FlexCAN-1 FlexCAN-2	Flexible Controller Area Network	Connectivity Peripherals	The CAN protocol was primarily, but not only, designed to be used as a vehicle serial data bus, meeting the specific requirements of this field: real-time processing, reliable operation in the Electromagnetic interference (EMI) environment of a vehicle, cost-effectiveness and required bandwidth. The FlexCAN module is a full implementation of the CAN protocol specification, Version 2.0 B, which supports both standard and extended message frames.
GPIO-1 GPIO-2 GPIO-3 GPIO-4 GPIO-5 GPIO-6 GPIO-7	General Purpose I/O Modules	System Control Peripherals	Used for general purpose input/output to external devices. Each GPIO module supports 32 bits of I/O.
GPMI	General Purpose Media Interface	Connectivity Peripherals	The GPMI module supports up to 8x NAND devices. 40-bit ECC error correction for NAND Flash controller (GPMI2). The GPMI supports separate DMA channels per NAND device.
GPT	General Purpose Timer	Timer Peripherals	Each GPT is a 32-bit "free-running" or "set and forget" mode timer with programmable prescaler and compare and capture register. A timer counter value can be captured using an external event and can be configured to trigger a capture event on either the leading or trailing edges of an input pulse. When the timer is configured to operate in "set and forget" mode, it is capable of providing precise interrupts at regular intervals with minimal processor intervention. The counter has output compare logic to provide the status and interrupt at comparison. This timer can be configured to run either on an external clock or on an internal clock.

Parameter Description	Symbol	Min	Тур	Max <sup>1</sup>	Unit	Comment <sup>2</sup>
GPIO supplies <sup>10</sup>	NVCC_CSI, NVCC_EIM0, NVCC_EIM1, NVCC_EIM2, NVCC_ENET, NVCC_GPI0, NVCC_GPI0, NVCC_LCD, NVCC_LCD, NVCC_SD1, NVCC_SD2, NVCC_SD3, NVCC_JTAG	1.65	1.8, 2.8, 3.3	3.6	V	Isolation between the NVCC_EIMx and NVCC_SDx different supplies allow them to operate at different voltages within the specified range. Example: NVCC_EIM1 can operate at 1.8 V while NVCC_EIM2 operates at 3.3 V.
	NVCC_LVDS_2P5 <sup>11</sup> NVCC_MIPI	2.25	2.5	2.75	V	_
HDMI supply voltages	HDMI_VP	0.99	1.1	1.3	V	—
	HDMI_VPH	2.25	2.5	2.75	V	-
PCIe supply voltages	PCIE_VP	1.023	1.1	1.3	V	—
	PCIE_VPH	2.325	2.5	2.75	V	—
	PCIE_VPTX	1.023	1.1	1.3	V	-
SATA Supply voltages	SATA_VP	0.99	1.1	1.3	V	—
	SATA_VPH	2.25	2.5	2.75	V	-
Junction temperature	TJ	-40	95	125	°C	See <i>i.MX</i> 6Dual/6Quad Product Lifetime Usage Estimates Application Note, AN4724, for information on product lifetime (power-on years) for this processor.

#### Table 6. Operating Ranges (continued)

Applying the maximum voltage results in maximum power consumption and heat generation. NXP recommends a voltage set point = (Vmin + the supply tolerance). This results in an optimized power/speed ratio.

<sup>2</sup> See the Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors (IMX6DQ6SDLHDG) for bypass capacitors requirements for each of the \*\_CAP supply outputs.

- <sup>3</sup> For Quad core system, connect to VDD\_ARM\_IN. For Dual core system, may be shorted to GND together with VDD\_ARM23\_CAP to reduce leakage.
- <sup>4</sup> VDD\_ARM\_IN and VDD\_SOC\_IN must be at least 125 mV higher than the LDO Output Set Point for correct voltage regulation.
- <sup>5</sup> VDD\_ARM\_CAP must not exceed VDD\_CACHE\_CAP by more than +50 mV. VDD\_CACHE\_CAP must not exceed VDD\_ARM\_CAP by more than 200 mV.
- <sup>6</sup> VDD\_SOC\_CAP and VDD\_PU\_CAP must be equal.
- <sup>7</sup> In LDO enabled mode, the internal LDO output set points must be configured such that the:

VDD\_ARM LDO output set point does not exceed the VDD\_SOC LDO output set point by more than 100 mV.

VDD\_SOC LDO output set point is equal to the VDD\_PU LDO output set point.

The VDD\_ARM LDO output set point can be lower than the VDD\_SOC LDO output set point, however, the minimum output set points shown in this table must be maintained.

- <sup>8</sup> In LDO bypassed mode, the external power supply must ensure that VDD\_ARM\_IN does not exceed VDD\_SOC\_IN by more than 100 mV. The VDD\_ARM\_IN supply voltage can be lower than the VDD\_SOC\_IN supply voltage. The minimum voltages shown in this table must be maintained.
- <sup>9</sup> To set VDD\_SNVS\_IN voltage with respect to Charging Currents and RTC, see the Hardware Development Guide for *i.MX* 6Dual, 6Quad, 6Solo, 6DualLite Families of Applications Processors (IMX6DQ6SDLHDG).

#### i.MX 6Dual/6Quad Automotive and Infotainment Applications Processors, Rev. 5, 09/2017

1

# 4.7.2 DDR I/O AC Parameters

For details on supported DDR memory configurations, see Section 4.10.2, "MMDC Supported DDR3/DDR3L/LPDDR2 Configurations."

Table 30 shows the AC parameters for DDR I/O operating in LPDDR2 mode.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
AC input logic high	Vih(ac)	—	Vref + 0.22		OVDD	V
AC input logic low	Vil(ac)	—	0	_	Vref - 0.22	V
AC differential input high voltage <sup>2</sup>	Vidh(ac)	_	0.44	_	—	V
AC differential input low voltage	Vidl(ac)	—	_	_	0.44	V
Input AC differential cross point voltage <sup>3</sup>	Vix(ac)	Relative to Vref	-0.12	_	0.12	V
Over/undershoot peak	Vpeak	—	_	_	0.35	V
Over/undershoot area (above OVDD or below OVSS)	Varea	400 MHz	_		0.2	V-ns
Single output slew rate, measured between Vol(ac) and Voh(ac)	tsr	50 $\Omega$ to Vref. 5 pF load. Drive impedance = 4 0 $\Omega \pm 30\%$	1.5		3.5	V/ns
		50 $\Omega$ to Vref. 5pF load. Drive impedance = 60 $\Omega \pm 30\%$	1	_	2.5	
Skew between pad rise/fall asymmetry + skew caused by SSN	t <sub>SKD</sub>	clk = 400 MHz	—	_	0.1	ns

### Table 30. DDR I/O LPDDR2 Mode AC Parameters<sup>1</sup>

<sup>1</sup> Note that the JEDEC LPDDR2 specification (JESD209\_2B) supersedes any specification in this document.

<sup>2</sup> Vid(ac) specifies the input differential voltage IVtr – Vcpl required for switching, where Vtr is the "true" input signal and Vcp is the "complementary" input signal. The Minimum value is equal to Vih(ac) – Vil(ac).

<sup>3</sup> The typical value of Vix(ac) is expected to be about 0.5 × OVDD. and Vix(ac) is expected to track variation of OVDD. Vix(ac) indicates the voltage at which differential input signal must cross.

Table 31 shows the AC parameters for DDR I/O operating in DDR3/DDR3L mode.

Table 31. DDR I	/O DDR3/DDR3L	Mode AC Parameters <sup>1</sup>
-----------------	---------------	---------------------------------

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
AC input logic high	Vih(ac)	_	Vref + 0.175	_	OVDD	V
AC input logic low	Vil(ac)	_	0	_	Vref – 0.175	V
AC differential input voltage <sup>2</sup>	Vid(ac)	_	0.35	_	—	V
Input AC differential cross point voltage <sup>3</sup>	Vix(ac)	Relative to Vref	Vref – 0.15	_	Vref + 0.15	V
Over/undershoot peak	Vpeak	_	—		0.4	V
Over/undershoot area (above OVDD or below OVSS)	Varea	533 MHz	_	—	0.5	V-ns



Figure 7. Differential MLB Driver Transition Time Waveform

A 4-stage pipeline is used in the MLB 6-pin implementation to facilitate design, maximize throughput, and allow for reasonable PCB trace lengths. Each cycle is one ipp\_clk\_in\* (internal clock from MLB PLL) clock period. Cycles 2, 3, and 4 are MLB PHY related. Cycle 2 includes clock-to-output delay of Signal/Data sampling flip-flop and Transmitter, Cycle 3 includes clock-to-output delay of Signal/Data clocked receiver, Cycle 4 includes clock-to-output delay of Signal/Data sampling flip-flop.

MLB 6-pin pipeline diagram is shown in Figure 8.



Figure 8. MLB 6-Pin Pipeline Diagram

Table 33 shows the AC parameters for MLB I/O.

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Differential pulse skew <sup>1</sup>	t <sub>SKD</sub>	Rload = 50 $\Omega$		—	0.1	
Transition Low to High Time <sup>2</sup>	t <sub>TLH</sub>	between padP		—	1	ns
Transition High to Low Time	t <sub>THL</sub>	and padix		—	1	
MLB external clock Operating Frequency	fclk_ext	—		—	102.4	MHz
MLB PLL clock Operating Frequency	fclk_pll	—		—	307.2	MHz

<sup>1</sup> t<sub>SKD</sub> = I t<sub>PHLD</sub> - t<sub>PLHD</sub> I, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

<sup>2</sup> Measurement levels are 20-80% from output voltage.

# 4.8 Output Buffer Impedance Parameters

This section defines the I/O impedance parameters of the i.MX 6Dual/6Quad processors for the following I/O types:

- General Purpose I/O (GPIO)
- Double Data Rate I/O (DDR) for LPDDR2, and DDR3 modes
- LVDS I/O
- MLB I/O

## NOTE

GPIO and DDR I/O output driver impedance is measured with "long" transmission line of impedance Ztl attached to I/O pad and incident wave launched into transmission line. Rpu/Rpd and Ztl form a voltage divider that defines specific voltage of incident wave relative to OVDD. Output driver impedance is calculated from this voltage divider (see Figure 9).

## 4.9.3.4 General EIM Timing-Asynchronous Mode

Figure 18 through Figure 22 and Table 42 provide timing parameters relative to the chip select (CS) state for asynchronous and DTACK EIM accesses with corresponding EIM bit fields and the timing parameters mentioned above.

Asynchronous read and write access length in cycles may vary from what is shown in Figure 18 through Figure 21 as RWSC, OEN & CSN is configured differently. See the i.MX 6Dual/6Quad reference manual (IMX6DQRM) for the EIM programming model.



Figure 18. Asynchronous Memory Read Access (RWSC = 5)







Figure 20. Asynchronous Memory Write Access

# 4.11.1 Asynchronous Mode AC Timing (ONFI 1.0 Compatible)

Asynchronous mode AC timings are provided as multiplications of the clock cycle and fixed delay. The Maximum I/O speed of GPMI in Asynchronous mode is about 50 MB/s. Figure 24 through Figure 27 depict the relative timing between GPMI signals at the module level for different operations under Asynchronous mode. Table 44 describes the timing parameters (NF1–NF17) that are shown in the figures.



Figure 24. Command Latch Cycle Timing Diagram



Figure 25. Address Latch Cycle Timing Diagram











Figure 28. Read Data Latch Cycle Timing Diagram (EDO Mode)

ID Parameter		Symbol	Timing T = GPMI Clock Cycle		Unit
			Min	Мах	
NF1	NAND_CLE setup time	tCLS	$(AS + DS) \times T$	0.12 [see <sup>2,3</sup> ]	ns
NF2	NAND_CLE hold time	tCLH	DH × T - 0.	72 [see <sup>2</sup> ]	ns
NF3	NAND_CEx_B setup time	tCS	(AS + DS + 1)	×T [see <sup>3,2</sup> ]	ns
NF4	NAND_CEx_B hold time	tCH	(DH+1) × T	- 1 [see <sup>2</sup> ]	ns
NF5	NAND_WE_B pulse width	tWP	DS × T	[see <sup>2</sup> ]	ns
NF6	NAND_ALE setup time	tALS	(AS + DS) × T - 0.49 [see <sup>3,2</sup> ]		ns
NF7	NAND_ALE hold time	tALH	(DH × T - 0.42 [see <sup>2</sup> ]		ns
NF8	Data setup time	tDS	DS × T - 0.26 [see <sup>2</sup> ]		ns
NF9	Data hold time	tDH	DH × T - 1.37 [see <sup>2</sup> ]		ns
NF10	Write cycle time	tWC	$(\text{DS + DH}) \times \text{T} \text{ [see }^2\text{]}$		ns
NF11	NAND_WE_B hold time	tWH	DH × T [see <sup>2</sup> ]		ns
NF12	Ready to NAND_RE_B low	tRR <sup>4</sup>	(AS + 2) × T [see <sup>3,2</sup> ] —		ns
NF13	NAND_RE_B pulse width	tRP	DS × T [see <sup>2</sup> ]		ns
NF14	READ cycle time	tRC	(DS + DH) × T [see <sup>2</sup> ]		ns
NF15	NAND_RE_B high hold time	tREH	DH×T	[see <sup>2</sup> ]	ns



Figure 38. ESAI Receiver Timing

## 4.12.5.1.2 MII Transmit Signal Timing (ENET\_TX\_DATA3,2,1,0, ENET\_TX\_EN, ENET\_TX\_ER, and ENET\_TX\_CLK)

The transmitter functions correctly up to an ENET\_TX\_CLK maximum frequency of 25 MHz + 1%. There is no minimum frequency requirement. Additionally, the processor clock frequency must exceed twice the ENET\_TX\_CLK frequency.

Figure 43 shows MII transmit signal timings. Table 54 describes the timing parameters (M5–M8) shown in the figure.



Figure 43. MII Transmit Signal Timing Diagram

Table 5	54. MII	Transmit	Signal	Timing
---------	---------	----------	--------	--------

ID	Characteristic <sup>1</sup>	Min	Max	Unit
M5	ENET_TX_CLK to ENET_TX_DATA3,2,1,0, ENET_TX_EN, ENET_TX_ER invalid	5	—	ns
M6	ENET_TX_CLK to ENET_TX_DATA3,2,1,0, ENET_TX_EN, ENET_TX_ER valid	—	20	ns
M7	ENET_TX_CLK pulse width high	35%	65%	ENET_TX_CLK period
M8	ENET_TX_CLK pulse width low	35%	65%	ENET_TX_CLK period

<sup>1</sup> ENET\_TX\_EN, ENET\_TX\_CLK, and ENET0\_TXD0 have the same timing in 10-Mbps 7-wire interface mode.

## 4.12.5.1.3 MII Asynchronous Inputs Signal Timing (ENET\_CRS and ENET\_COL)

Figure 44 shows MII asynchronous input timings. Table 55 describes the timing parameter (M9) shown in the figure.



Figure 44. MII Async Inputs Timing Diagram

## 4.12.10.3 Electrical Characteristics

Figure 61 depicts the sensor interface timing. IPU2\_CSIx\_PIX\_CLK signal described here is not generated by the IPU. Table 63 lists the sensor interface timing characteristics.



Figure 61. Sensor Interface Timing Diagram

### Table 63. Sensor Interface Timing Characteristics

ID	Parameter	Symbol	Min	Мах	Unit
IP1	Sensor output (pixel) clock frequency	Fpck	0.01	180	MHz
IP2	Data and control setup time	Tsu	2	—	ns
IP3	Data and control holdup time	Thd	1	—	ns
—	Vsync to Hsync	Tv-h	1/Fpck	—	ns
—	Vsync and Hsync pulse width	Tpulse	1/Fpck	—	ns
—	Vsync to first data	Tv-d	1/Fpck	_	ns

## 4.12.10.4 IPU Display Interface Signal Mapping

The IPU supports a number of display output video formats. Table 64 defines the mapping of the Display Interface Pins used during various supported video interface formats.

i.MX 6Dual/6Quad								
	RGB,	R	GB/TV	Signal <i>I</i>	Allocation	(Examp	ole)	Comment <sup>1,2</sup>
Port Name (x = 0, 1)	Signal Name (General)	16-bit RGB	18-bit RGB	24 Bit RGB	8-bit YCrCb <sup>3</sup>	16-bit YCrCb	20-bit YCrCb	
IPUx_DISPx_DAT00	DAT[0]	B[0]	B[0]	B[0]	Y/C[0]	C[0]	C[0]	—
IPUx_DISPx_DAT01	DAT[1]	B[1]	B[1]	B[1]	Y/C[1]	C[1]	C[1]	—
IPUx_DISPx_DAT02	DAT[2]	B[2]	B[2]	B[2]	Y/C[2]	C[2]	C[2]	_
IPUx_DISPx_DAT03	DAT[3]	B[3]	B[3]	B[3]	Y/C[3]	C[3]	C[3]	_
IPUx_DISPx_DAT04	DAT[4]	B[4]	B[4]	B[4]	Y/C[4]	C[4]	C[4]	_

### Table 64. Video Signal Cross-Reference

i.MX 6Dual/6Quad				LCD				
	RGB,	R	GB/TV	Comment <sup>1,2</sup>				
Port Name (x = 0, 1)	Signal Name (General)	16-bit RGB	18-bit RGB	24 Bit RGB	8-bit YCrCb <sup>3</sup>	16-bit YCrCb	20-bit YCrCb	
IPUx_DIx_PIN04						•		Additional frame/row synchronous
IPUx_DIx_PIN05				—				signals with programmable timing
IPUx_DIx_PIN06				_				
IPUx_DIx_PIN07				_				
IPUx_DIx_PIN08				_				
IPUx_DIx_D0_CS				_				—
IPUx_DIx_D1_CS				_				Alternate mode of PWM output for contrast or brightness control
IPUx_DIx_PIN11				_				
IPUx_DIx_PIN12				_				—
IPUx_DIx_PIN13				—				Register select signal
IPUx_DIx_PIN14								Optional RS2
IPUx_DIx_PIN15		DRDY/DV						Data validation/blank, data enable
IPUx_DIx_PIN16								Additional data synchronous
IPUx_DIx_PIN17				Q				signals with programmable features/timing

#### Table 64. Video Signal Cross-Reference (continued)

<sup>1</sup> Signal mapping (both data and control/synchronization) is flexible. The table provides examples.

<sup>2</sup> Restrictions for ports IPUx\_DISPx\_DAT00 through IPUx\_DISPx\_DAT23 are as follows:

• A maximum of three continuous groups of bits can be independently mapped to the external bus. Groups must not overlap.

• The bit order is expressed in each of the bit groups, for example, B[0] = least significant blue pixel bit.

<sup>3</sup> This mode works in compliance with recommendation ITU-R BT.656. The timing reference signals (frame start, frame end, line start, and line end) are embedded in the 8-bit data bus. Only video data is supported, transmission of non-video related data during blanking intervals is not supported.

### NOTE

Table 64 provides information for both the DISP0 and DISP1 ports. However, DISP1 port has reduced pinout depending on IOMUXC configuration and therefore may not support all configurations. See the IOMUXC table for details.

## 4.12.10.5 IPU Display Interface Timing

The IPU Display Interface supports two kinds of display accesses: synchronous and asynchronous. There are two groups of external interface pins to provide synchronous and asynchronous controls.

## 4.12.10.5.1 Synchronous Controls

The synchronous control changes its value as a function of a system or of an external clock. This control has a permanent period and a permanent waveform.

### Table 65 shows timing characteristics of signals presented in Figure 63 and Figure 64.

ID	Parameter	Symbol	Value	Description	Unit
IP5	Display interface clock period	Tdicp	(see <sup>1</sup> )	Display interface clock IPP_DISP_CLK	ns
IP6	Display pixel clock period	Tdpcp	DISP_CLK_PER_PIXEL × Tdicp	Time of translation of one pixel to display, DISP_CLK_PER_PIXEL—number of pixel components in one pixel (1. <i>n</i> ). The DISP_CLK_PER_PIXEL is virtual parameter to define display pixel clock period. The DISP_CLK_PER_PIXEL is received by DC/DI one access division to <i>n</i> components.	ns
IP7	Screen width time	Tsw	(SCREEN_WIDTH) × Tdicp	SCREEN_WIDTH—screen width in, interface clocks. horizontal blanking included. The SCREEN_WIDTH should be built by suitable DI's counter <sup>2</sup> .	ns
IP8	HSYNC width time	Thsw	(HSYNC_WIDTH)	HSYNC_WIDTH—Hsync width in DI_CLK with 0.5 DI_CLK resolution. Defined by DI's counter.	ns
IP9	Horizontal blank interval 1	Thbi1	BGXP × Tdicp	BGXP—width of a horizontal blanking before a first active data in a line (in interface clocks). The BGXP should be built by suitable DI's counter.	ns
IP10	Horizontal blank interval 2	Thbi2	(SCREEN_WIDTH – BGXP – FW) × Tdicp	Width a horizontal blanking after a last active data in a line (in interface clocks) FW—with of active line in interface clocks. The FW should be built by suitable DI's counter.	ns
IP12	Screen height	Tsh	(SCREEN_HEIGHT) X Tsw	SCREEN_HEIGHT— screen height in lines with blanking. The SCREEN_HEIGHT is a distance between 2 VSYNCs. The SCREEN_HEIGHT should be built by suitable DI's counter.	ns
IP13	VSYNC width	Tvsw	VSYNC_WIDTH	VSYNC_WIDTH—Vsync width in DI_CLK with 0.5 DI_CLK resolution. Defined by DI's counter.	ns
IP14	Vertical blank interval 1	Tvbi1	BGYP × Tsw	BGYP—width of first Vertical blanking interval in line. The BGYP should be built by suitable DI's counter.	ns
IP15	Vertical blank interval 2	Tvbi2	(SCREEN_HEIGHT – BGYP – FH) × Tsw	Width of second vertical blanking interval in line. The FH should be built by suitable DI's counter.	ns

### Table 65. Synchronous Display Interface Timing Characteristics (Pixel Level)

## 4.12.13.9 DATA and FLAG Signal Timing



## 4.12.14 MediaLB (MLB) Characteristics

## 4.12.14.1 MediaLB (MLB) DC Characteristics

Table 71 lists the MediaLB 3-pin interface electrical characteristics.

Table 71. MediaLB 3-Pin Interface	<b>Electrical DC Specifications</b>
-----------------------------------	-------------------------------------

Parameter	Symbol	Test Conditions	Min	Max	Unit
Maximum input voltage	—	_	—	3.6	V
Low level input threshold	V <sub>IL</sub>	—		0.7	V
High level input threshold	V <sub>IH</sub>	See Note <sup>1</sup>	1.8	_	V
Low level output threshold	V <sub>OL</sub>	I <sub>OL</sub> = 6 mA	—	0.4	V
High level output threshold	V <sub>OH</sub>	I <sub>OH</sub> = -6 mA	2.0	_	V
Input leakage current	ΙL	0 < V <sub>in</sub> < VDD	—	±10	μA

<sup>1</sup> Higher V<sub>IH</sub> thresholds can be used; however, the risks associated with less noise margin in the system must be evaluated and assumed by the customer.

Table 72 lists the MediaLB 6-pin interface electrical characteristics.

Table 72. MediaLB 6-Pin Interface Electrical DC Specifications

Parameter	Symbol	Test Conditions	Min	Мах	Unit					
Driver Characteristics										
Differential output voltage (steady-state): I $V_{O_{+}}$ - $V_{O_{-}}$ I	V <sub>OD</sub>	See Note <sup>1</sup>	300	500	mV					
Difference in differential output voltage between (high/low) steady-states: I V <sub>OD, high</sub> - V <sub>OD, low</sub> I	ΔV <sub>OD</sub>	_	-50	50	mV					

Parameter	Symbol	Test Conditions	Min	Мах	Unit
Common-mode output voltage: (V <sub>O+</sub> - V <sub>O-</sub> ) / 2	V <sub>OCM</sub>	_	1.0	1.5	V
Difference in common-mode output between (high/low) steady-states: I V <sub>OCM, high</sub> - V <sub>OCM, low</sub> I	ΔV <sub>OCM</sub>	_	-50	50	mV
Variations on common-mode output during a logic state transitions	V <sub>CMV</sub>	See Note <sup>2</sup>	—	150	mVpp
Short circuit current	II <sub>OS</sub> I	See Note <sup>3</sup>	—	43	mA
Differential output impedance	Z <sub>O</sub>	—	1.6	—	kΩ
	Receiv	er Characteristics			
Differential clock input: • logic low steady-state • logic high steady-state • hysteresis	V <sub>ILC</sub> V <sub>IHC</sub> V <sub>HSC</sub>	See Note <sup>4</sup>	50 -25	-50 25	mV mV mV
Differential signal/data input: • logic low steady-state • logic high steady-state	V <sub>ILS</sub> V <sub>IHS</sub>	_	— 50	-50 —	mV mV
Signal-ended input voltage (steady-state): • MLB_SIG_P, MLB_DATA_P • MLB_SIG_N, MLB_DATA_N	V <sub>IN+</sub> V <sub>IN-</sub>	_	0.5 0.5	2.0 2.0	V V

Table 72. MediaLB 6-Pin Interface Electrical DC Specifications (continued)

The signal-ended output voltage of a driver is defined as  $V_{O+}$  on MLB\_CLK\_P, MLB\_SIG\_P, and MLB\_DATA\_P. The signal-ended output voltage of a driver is defined as  $V_{O-}$  on MLB\_CLK\_N, MLB\_SIG\_N, and MLB\_DATA\_N.

<sup>2</sup> Variations in the common-mode voltage can occur between logic states (for example, during state transitions) as a result of differences in the transition rate of V<sub>O+</sub> and V<sub>O-</sub>.

 $^3\,$  Short circuit current is applicable when V\_{O\_{+}} and V\_{O\_{-}} are shorted together and/or shorted to ground.

 $^4\,$  The logic state of the receiver is undefined when -50 mV < V\_{ID} < 50 mV.

Parameter	Symbol	Timing Para	Unit	
Falanciel	Symbol	Min	Мах	Unit
SPDIF_IN Skew: asynchronous inputs, no specs apply	—	_	0.7	ns
<ul><li>SPDIF_OUT output (Load = 50pf)</li><li>Skew</li><li>Transition rising</li><li>Transition falling</li></ul>			1.5 24.2 31.3	ns
SPDIF_OUT output (Load = 30pf) • Skew • Transition rising • Transition falling		 	1.5 13.6 18.0	ns
Modulating Rx clock (SPDIF_SR_CLK) period	srckp	40.0	—	ns
SPDIF_SR_CLK high period	srckph	16.0	—	ns
SPDIF_SR_CLK low period	srckpl	16.0	—	ns
Modulating Tx clock (SPDIF_ST_CLK) period	stclkp	40.0	—	ns
SPDIF_ST_CLK high period	stclkph	16.0	—	ns
SPDIF_ST_CLK low period	stclkpl	16.0	—	ns

### Table 80. SPDIF Timing Parameters



### Figure 88. SPDIF\_SR\_CLK Timing Diagram



Figure 89. SPDIF\_ST\_CLK Timing Diagram

# 4.12.21 UART I/O Configuration and Timing Parameters

## 4.12.21.1 UART RS-232 I/O Configuration in Different Modes

The i.MX 6Dual/6Quad UART interfaces can serve both as DTE or DCE device. This can be configured by the DCEDTE control bit (default 0 - DCE mode). Table 86 shows the UART I/O configuration based on the enabled mode.

Port		DTE Mode	DCE Mode			
	Direction	Description	Direction	Description		
UARTx_RTS_B	Output	RTS from DTE to DCE	Input	RTS from DTE to DCE		
UARTx_CTS_B	Input	CTS from DCE to DTE	Output	CTS from DCE to DTE		
UARTx_DTR_B	Output	DTR from DTE to DCE	Input	DTR from DTE to DCE		
UARTx_DSR_B	Input	DSR from DCE to DTE	Output	DSR from DCE to DTE		
UARTx_DCD_B	Input	DCD from DCE to DTE	Output	DCD from DCE to DTE		
UARTx_RI_B	Input	RING from DCE to DTE	Output	RING from DCE to DTE		
UARTx_TX_DATA	Input	Serial data from DCE to DTE	Output	Serial data from DCE to DTE		
UARTx_RX_DATA	Output	Serial data from DTE to DCE	Input	Serial data from DTE to DCE		

#### Table 86. UART I/O Configuration vs. Mode

## 4.12.21.2 UART RS-232 Serial Mode Timing

The following sections describe the electrical information of the UART module in the RS-232 mode.

## 4.12.21.2.1 UART Transmitter

Figure 94 depicts the transmit timing of UART in the RS-232 serial mode, with 8 data bit/1 stop bit format. Table 87 lists the UART RS-232 serial mode transmit timing characteristics.



Figure 94. UART RS-232 Serial Mode Transmit Timing Diagram

Table 87. RS-232 Serial Mode Transmit Timing Parameters

ID	Parameter	Symbol	Min	Мах	Unit
UA1	Transmit Bit Time	t <sub>Tbit</sub>	$1/F_{baud_rate}^1 - T_{ref_clk}^2$	1/F <sub>baud_rate</sub> + T <sub>ref_clk</sub>	

<sup>1</sup> F<sub>baud rate</sub>: Baud rate frequency. The maximum baud rate the UART can support is (*ipg\_perclk* frequency)/16.

<sup>2</sup> T<sub>ref\_clk</sub>: The period of UART reference clock *ref\_clk* (*ipg\_perclk* after RFDIV divider).

## 4.12.21.2.2 UART Receiver

Figure 95 depicts the RS-232 serial mode receive timing with 8 data bit/1 stop bit format. Table 88 lists serial mode receive timing characteristics.



Figure 95. UART RS-232 Serial Mode Receive Timing Diagram

Table 88.	<b>RS-232 Serial</b>	Mode Receive	<b>Timing Parameters</b>
-----------	----------------------	--------------	--------------------------

ID	Parameter	Symbol	Min	Max	Unit
UA2	Receive Bit Time <sup>1</sup>	t <sub>Rbit</sub>	1/F <sub>baud_rate</sub> <sup>2</sup> – 1/(16 × F <sub>baud_rate</sub> )	1/F <sub>baud_rate</sub> + 1/(16 × F <sub>baud_rate</sub> )	—

The UART receiver can tolerate  $1/(16 \times F_{baud\_rate})$  tolerance in each bit. But accumulation tolerance in one frame must not exceed  $3/(16 \times F_{baud\_rate})$ .

<sup>2</sup> F<sub>baud rate</sub>: Baud rate frequency. The maximum baud rate the UART can support is (*ipg\_perclk* frequency)/16.

#### Package Information and Contact Assignments

	Out of Reset Condition <sup>1</sup>		dition <sup>1</sup>				
Ball Name	Ball	Power Group	Ball Type	Default Mode (Reset Mode)	Default Function (Signal Name)	Input/Output	Value <sup>2</sup>
DISP0_DAT14	U25	NVCC_LCD	GPIO	ALT5	GPIO5_IO08	Input	PU (100K)
DISP0_DAT15	T22	NVCC_LCD	GPIO	ALT5	GPIO5_IO09	Input	PU (100K)
DISP0_DAT16	T21	NVCC_LCD	GPIO	ALT5	GPIO5_IO10	Input	PU (100K)
DISP0_DAT17	U24	NVCC_LCD	GPIO	ALT5	GPIO5_IO11	Input	PU (100K)
DISP0_DAT18	V25	NVCC_LCD	GPIO	ALT5	GPI05_I012	Input	PU (100K)
DISP0_DAT19	U23	NVCC_LCD	GPIO	ALT5	GPIO5_IO13	Input	PU (100K)
DISP0_DAT2	P23	NVCC_LCD	GPIO	ALT5	GPIO4_I023	Input	PU (100K)
DISP0_DAT20	U22	NVCC_LCD	GPIO	ALT5	GPIO5_IO14	Input	PU (100K)
DISP0_DAT21	T20	NVCC_LCD	GPIO	ALT5	GPIO5_IO15	Input	PU (100K)
DISP0_DAT22	V24	NVCC_LCD	GPIO	ALT5	GPIO5_IO16	Input	PU (100K)
DISP0_DAT23	W24	NVCC_LCD	GPIO	ALT5	GPI05_I017	Input	PU (100K)
DISP0_DAT3	P21	NVCC_LCD	GPIO	ALT5	GPIO4_IO24	Input	PU (100K)
DISP0_DAT4	P20	NVCC_LCD	GPIO	ALT5	GPIO4_IO25	Input	PU (100K)
DISP0_DAT5	R25	NVCC_LCD	GPIO	ALT5	GPIO4_IO26	Input	PU (100K)
DISP0_DAT6	R23	NVCC_LCD	GPIO	ALT5	GPIO4_I027	Input	PU (100K)
DISP0_DAT7	R24	NVCC_LCD	GPIO	ALT5	GPIO4_IO28	Input	PU (100K)
DISP0_DAT8	R22	NVCC_LCD	GPIO	ALT5	GPIO4_IO29	Input	PU (100K)
DISP0_DAT9	T25	NVCC_LCD	GPIO	ALT5	GPIO4_IO30	Input	PU (100K)
DRAM_A0	AC14	NVCC_DRAM	DDR	ALT0	DRAM_ADDR00	Output	0
DRAM_A1	AB14	NVCC_DRAM	DDR	ALT0	DRAM_ADDR01	Output	0
DRAM_A10	AA15	NVCC_DRAM	DDR	ALT0	DRAM_ADDR10	Output	0
DRAM_A11	AC12	NVCC_DRAM	DDR	ALT0	DRAM_ADDR11	Output	0
DRAM_A12	AD12	NVCC_DRAM	DDR	ALT0	DRAM_ADDR12	Output	0
DRAM_A13	AC17	NVCC_DRAM	DDR	ALT0	DRAM_ADDR13	Output	0
DRAM_A14	AA12	NVCC_DRAM	DDR	ALT0	DRAM_ADDR14	Output	0
DRAM_A15	Y12	NVCC_DRAM	DDR	ALT0	DRAM_ADDR15	Output	0
DRAM_A2	AA14	NVCC_DRAM	DDR	ALT0	DRAM_ADDR02	Output	0
DRAM_A3	Y14	NVCC_DRAM	DDR	ALT0	DRAM_ADDR03	Output	0
DRAM_A4	W14	NVCC_DRAM	DDR	ALT0	DRAM_ADDR04	Output	0
DRAM_A5	AE13	NVCC_DRAM	DDR	ALT0	DRAM_ADDR05	Output	0
DRAM_A6	AC13	NVCC_DRAM	DDR	ALT0	DRAM_ADDR06	Output	0
DRAM_A7	Y13	NVCC_DRAM	DDR	ALT0	DRAM_ADDR07	Output	0
DRAM_A8	AB13	NVCC_DRAM	DDR	ALT0	DRAM_ADDR08	Output	0
DRAM_A9	AE12	NVCC_DRAM	DDR	ALT0	DRAM_ADDR09	Output	0
DRAM_CAS	AE16	NVCC_DRAM	DDR	ALT0	DRAM_CAS_B	Output	0
DRAM_CS0	Y16	NVCC_DRAM	DDR	ALT0	DRAM_CS0_B	Output	0

Table 96. 21 x 21 mm Functional Contact Assignments (continued)